SUST Repository

Microprocessors Design Using Very High Speed Integrated Circuit Hardware Description Language

Show simple item record

dc.contributor.author Yousif, Salma Yousif Ali
dc.contributor.author Supervisor - Martino Ojwok Ajang
dc.date.accessioned 2014-10-28T13:38:00Z
dc.date.available 2014-10-28T13:38:00Z
dc.date.issued 2010-12-01
dc.identifier.citation Yousif,Salma Yousif Ali .Microprocessors Design Using Very High Speed Integrated Circuit Hardware Description Languag/Salma Yousif Ali Yousif;Martino Ojwok Ajang.-Khartoum:Sudan University of Science and Technology,College of Engineering,2010.- 73P. : ill. ; 28Cm.-M.Sc. en_US
dc.identifier.uri http://repository.sustech.edu/handle/123456789/7624
dc.description Thesis en_US
dc.description.abstract Microprocessors are the devices in a computer that make things happen. They are capable of performing basic arithmetic operations, moving data from place to place, and making basic decisions based on the quantity of certain values. In this project a systematic step of designing of microprocessor from the ground up methodology has been described. To define the behavior of the Complex Programmable Logic Devices (CPLDs), a description of the hardware's structure and behavior was written in a High-level Hardware Description Language (VHDL) and that code was then compiled and downloaded prior to execution. The design entry step is followed or interspersed with periods of functional simulation using QuartusII software. That's where a simulator is used to execute the design and confirm that the correct outputs are produced for a given set of test inputs. Compilation only begins after a functionally correct representation of the hardware exists. This hardware compilation consists of two distinct steps. First, an intermediate representation of the hardware design was produced. This step is called synthesis and the result of a representation called a netlist. The netlist is device independent, so its contents do not depend on the particulars of the FPGA or CPLD; it is usually stored in a standard format called the Electronic Design Interchange Format (EDIF). The second step in the translation process is called place & route. This step involves mapping the logical structures described in the netlist onto actual macrocells, interconnections, and input and output pins; this is the bitstream format. Once the bitstream has been created a CPLD kit (ALTERA kit) was used to check the designed microprocessor performance. The generated bitstream was downloaded into max EPM7128SLC84-7. en_US
dc.description.sponsorship Sudan University of Science and Technology en_US
dc.language.iso en en_US
dc.publisher Sudan University of Science and Technology en_US
dc.subject Electrical Engineering en_US
dc.subject Electrical Engineering - Control en_US
dc.subject Circuit Hardware Description en_US
dc.subject Microprocessors en_US
dc.title Microprocessors Design Using Very High Speed Integrated Circuit Hardware Description Language en_US
dc.title.alternative تصميم المعالج الدقيق بإستخدام لغة الوصف عالية السرعة لأجهزة الدوائر المتكاملة en_US
dc.type Thesis en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Share

Search SUST


Browse

My Account