Please use this identifier to cite or link to this item: https://repository.sustech.edu/handle/123456789/8068
Full metadata record
DC FieldValueLanguage
dc.contributor.authorAlbadawy, Mogahid Omer Hajeltoum
dc.contributor.authorSupervisor - Abdelrasoul Jabar AlzubaidiAbdelrasoul
dc.date.accessioned2014-11-17T10:23:23Z
dc.date.available2014-11-17T10:23:23Z
dc.date.issued2005-09-01
dc.identifier.citationAlbadawy, Mogahid Omer Hajeltoum .Cyclic Redundancy Check Error Detection Circuit Design/Mogahid Omer Hajeltoum Albadawy;Abdelrasoul Jabar AlzubaidiAbdelrasoul.-Khartoum:Sudan University of Science & Technology,College of Engineering,2006.-58P. : ill. ; 28Cm.-M.Sc.en_US
dc.identifier.urihttp://repository.sustech.edu/handle/123456789/8068
dc.descriptionThesisen_US
dc.description.abstractBinary information "bits" are at the heart of modern communications. All information can be represented as blocks of stream of bits. Modern communication networks are designed to carry bits and therefore they can handle any type of information CRC is the most powerful error detection more than parity bit and check sum method, cause it can be used to detect single bit error, two bits error and burst error. CRC calculation require a divisor which called sometimes "Generator polynomial" or "poly". The width of poly is very important as dominate the whole calculation, typically width of 8 or 16 or 32 are chosen so as to simplify implementation on modern computers. The width of the poly is actual one bit more on most significant bit. Any transmitted message T is attached with remainder after dividing the original message this remainder called CRC. The receiver divide the received message into some poly that used at the transmitter the remainder must be zero, which means that there is no error at received message.en_US
dc.description.sponsorshipSudan University of Science & Technologyen_US
dc.language.isoenen_US
dc.publisherSudan University of Science & Technologyen_US
dc.subjectComputer Engineeringen_US
dc.subjectCircuiten_US
dc.subjectCircuit - Designen_US
dc.titleCyclic Redundancy Check Error Detection Circuit Designen_US
dc.typeThesisen_US
Appears in Collections:Masters Dissertations : Engineering

Files in This Item:
File Description SizeFormat 
Cyclic Redundancy Check ...pdftitle44.18 kBAdobe PDFView/Open
abstract+contents.pdfabstract98.06 kBAdobe PDFView/Open
chapter_1.pdf
  Restricted Access
chapter67.65 kBAdobe PDFView/Open Request a copy
chapter_2.pdf
  Restricted Access
chapter75.4 kBAdobe PDFView/Open Request a copy
chapter_3.pdf
  Restricted Access
chapter593.49 kBAdobe PDFView/Open Request a copy
chapter_4.pdf
  Restricted Access
chapter61.68 kBAdobe PDFView/Open Request a copy
chapter_5.pdf
  Restricted Access
chapter451.55 kBAdobe PDFView/Open Request a copy
references.pdfreferences22.25 kBAdobe PDFView/Open
7404.PDF236.19 kBAdobe PDFView/Open
7408.PDF196.24 kBAdobe PDFView/Open
7432.PDF250.41 kBAdobe PDFView/Open
sn74ls86a.pdf240.79 kBAdobe PDFView/Open
SN74175.PDF318.44 kBAdobe PDFView/Open
standard_polynomial.pdf26.07 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.