Please use this identifier to cite or link to this item:
https://repository.sustech.edu/handle/123456789/7624| Title: | Microprocessors Design Using Very High Speed Integrated Circuit Hardware Description Language |
| Other Titles: | تصميم المعالج الدقيق بإستخدام لغة الوصف عالية السرعة لأجهزة الدوائر المتكاملة |
| Authors: | Yousif, Salma Yousif Ali Supervisor - Martino Ojwok Ajang |
| Keywords: | Electrical Engineering Electrical Engineering - Control Circuit Hardware Description Microprocessors |
| Issue Date: | 1-Dec-2010 |
| Publisher: | Sudan University of Science and Technology |
| Citation: | Yousif,Salma Yousif Ali .Microprocessors Design Using Very High Speed Integrated Circuit Hardware Description Languag/Salma Yousif Ali Yousif;Martino Ojwok Ajang.-Khartoum:Sudan University of Science and Technology,College of Engineering,2010.- 73P. : ill. ; 28Cm.-M.Sc. |
| Abstract: | Microprocessors are the devices in a computer that make things happen. They are capable of performing basic arithmetic operations, moving data from place to place, and making basic decisions based on the quantity of certain values. In this project a systematic step of designing of microprocessor from the ground up methodology has been described. To define the behavior of the Complex Programmable Logic Devices (CPLDs), a description of the hardware's structure and behavior was written in a High-level Hardware Description Language (VHDL) and that code was then compiled and downloaded prior to execution. The design entry step is followed or interspersed with periods of functional simulation using QuartusII software. That's where a simulator is used to execute the design and confirm that the correct outputs are produced for a given set of test inputs. Compilation only begins after a functionally correct representation of the hardware exists. This hardware compilation consists of two distinct steps. First, an intermediate representation of the hardware design was produced. This step is called synthesis and the result of a representation called a netlist. The netlist is device independent, so its contents do not depend on the particulars of the FPGA or CPLD; it is usually stored in a standard format called the Electronic Design Interchange Format (EDIF). The second step in the translation process is called place & route. This step involves mapping the logical structures described in the netlist onto actual macrocells, interconnections, and input and output pins; this is the bitstream format. Once the bitstream has been created a CPLD kit (ALTERA kit) was used to check the designed microprocessor performance. The generated bitstream was downloaded into max EPM7128SLC84-7. |
| Description: | Thesis |
| URI: | http://repository.sustech.edu/handle/123456789/7624 |
| Appears in Collections: | Masters Dissertations : Engineering |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| Microprocessors Design Using ...pdf | titl | 20.76 kB | Adobe PDF | View/Open |
| ABSTRACT.pdf | ABSTRACT | 133.9 kB | Adobe PDF | View/Open |
| ch1 .pdf Restricted Access | chapter | 25.64 kB | Adobe PDF | View/Open Request a copy |
| ch2 .pdf Restricted Access | chapter | 150.02 kB | Adobe PDF | View/Open Request a copy |
| ch3 .pdf Restricted Access | chapter | 564.59 kB | Adobe PDF | View/Open Request a copy |
| ch4 .pdf Restricted Access | chapter | 156.48 kB | Adobe PDF | View/Open Request a copy |
| ch5 .pdf Restricted Access | chapter | 9.76 kB | Adobe PDF | View/Open Request a copy |
| References.pdf | References | 5.81 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.