

Dedication

To my student

To my parent

To my family

In memory of my grand father, Al haja Battol

ACKNOWLEDGEMENTS

First, I would like to thank my supervisor, professor: Abd Alrasol Jabar Alzubaidy for his guidance, patience, and information in achieving this research. I attribute this thesis degree to his expert advice and encouragement; without him, completion of this thesis would not have been possible.

I would like also to thank the staff of “Albian” college, for their great help during the practical part of this thesis.

A lot of thanks goes to my colleagues and friends in SUST: Mr.Fadoul, Awad khalf All and Ala Eldin Awouda, for their constant source of cheerfulness and insightful advice about this thesis. Much to them.

I would like to express my gratitude and thanks to my family for their constant encouragement, without their love and support , this thesis have not been done .

Finally, to all of them I can say thank you ...

aboubakr.khogli.Mohmmed

Abstract

The thesis has introduced a Digital Systems Design Using Computer Aided Design (DSDUCAD) tool, which is the process of simulation software that models the behavior of a circuit containing any mix of digital devices and download software which down load the design into the PLD, which mentioned as top down design methodology.

The main objective of this thesis is to design and simulate digital system using CAD tools. For this purpose, digital system modules were designed using MAX+PLUSII software. VHDL is used to write a code to describe the structure of a module using three examples of (a decoder, a multiplexer and a full-adder).A simulation for these modules, is also performed to obtain the result. Furthermore the design files were loaded to the CPLD chip through the serial port of the PC, using a download software (DNL82). Also the designs were tested and found the same results were obtained.

التجريـد

في هذا البحث شملت الدراسة تصميم النظم الرقمية بمساعدة أدوات الحلب الآلي DSDCAD Tools (التي تشمل تمثيل برامج المحاكاة بالحاسوب لمنجزات سلوكيلت الدوائر الرقمية ، و تشمل ايضا برمجت Top down وحدات المنطق القابلة للبرمجة (ما يسمى بالتصميم من أعلى إلى أسفل design حيث تمت VHDL بهدف البحث إلى تصميم ومحاكاة النظم الرقمية بمساعدة الحلب الآلي ، ولهذا الغرض تم تصميم نماذج ثلاثة أمثله مختلفه هي decoder, Multiplexer and Full Adder) ثم تم تطوير في كتابة البرنامج . ولعطي تطوير البرامج نتائج من خلال هذا البرنامج . كما تم إستخدام برنامج برنامجه الشريحة DNL82 لكتابه الكود بلغة الـMAX+PLUSII توفر للنظام الرقمية بـلسـتـخـادـم برنـامـج ماـكـس+ .

TABLE OF CONTENTS

DEDICATION.....	I
ACKNOWLEDGEMENTS.....	II
ABSTRACT.....	III
LIST OF FIGURES.....	VIII
LIST OF TABLES	X
NOMENCLATURE.....	XI
CHAPTER One.....	1
1.1 INTRODUCTION	1
1.2 What is DSDUCAD Tools.....	2
1.3 History of DSDUCAD Tools and Motivation	2
1.4 Introduction to a PLD	3
1.5 DSDUCAD Tools Software.....	4
1.6 Hardware Description Languages.....	4
1.6.1 Abstract behavior modeling.....	5
1.6.2 Hardware structure modeling.....	5
1.7 HDL Design Methodology	5
1.7.1 Top-Down Design Methodology.....	6
1.8 Motivation for VHDL.....	6
1.9 Other Hard Description Language.....	6
1.10 Advance of VHDL over other HDL	8
1.11 Research Goals.....	8
1.11 Organization of this Thesis.....	9
CHAPTER two PLD programming Using CAD Tools	10
2.1 The UP 1 Education Board.....	11
2.2 CAD software	11
2.2.1 Design Entity	12
2.2.2 project process	12

2.2.3 project verification	13
2.2.4 Device programming	13
2.3 Overview of MAX+PLUS II 10.1.....	13
2.4 Creating a design in VHDL.....	15
2.4.1 Design of 2-line to 4-line Decoder	15
2.4.2 Design of 4-to-1 Multiplexer.....	16
2.4.3 Design of Full adder.....	17
2.5 Design Entities and configurations.....	18
2.6 VHDL design entities	19
2.6.1 Entity declaration	19
2.6.2 ports	21
2.7 Code structure	23
2.8 Entering VHDL code of a three Example	23
2.8.1 Entering VHDL Code of 2-line to 4-line Decoder	24
2.8.2 Entering VHDL Code of 4-to-1 Multiplexer.....	26
2.8.3 Entering VHDL Code of Full adder.....	28
2.8.3.1 Mixed style of modeling.....	29
2.9 Checking Our VHDL code.....	30
CHAPTER Three Compiling Our VHDL in CAD Tools.....	31
3.1 Brief description of compiler stages.....	31
3.1.1 Compiler Netlist Extractor.....	31
3.1.2 Database Builder.....	31
3.1.3 Logic Synthesizer.....	31
3.1.4 Fitter.....	31
3.1.5 Timing SNF Extractor.....	32
3.1.6 Functional SNF Extractor.....	32
3.1.7 Assembler.....	32
3.2 Compiling VHDL Code in CAD Software.....	32
3.2.1Specifying a device family.....	33

3.2.2 Device Assignment.....	37
3.2.3 Selecting a Global Project Logic Synthesis Style.....	37
3.2.4 Enabling compilation for VHDL-93	38
3.3 Running the compiler	39
CHAPTER four DSDUCAD Tools Simulator	40
4.1 Constraints Entry	41
4.2 Design Processing.....	45
4.3 Design Verification(Functional Simulation).....	46
4.4 Selecting Observation Points	46
4.5 Stimulus Entry.....	48
4.6 Functional Simulation	51
4.7 Device Programming.....	52
CHAPTER Five Results	55
5.1 The wave editor and delay waveform for the decoder:.....	55
5.2 The wave editor and delay matrix for the multiplexer.....	56
5.3 The wave editor and delay matrix for the full adder.....	57
CHAPTER Six Conclusion and Recommendation	59
6.1 Conclusion	59
6.2 Recommendation	60
GLOSSARY	61
Appendix A History of CAD.....	66
Appendix B Language Reference	70
Appendix C Entry of some example and hierarchy Tree.....	83
Reference	110

LIST OF FIGURES

FIGURE 2.1: PLD Design process.....	10
FIGURE 2.2: General Design Cycle supported by CAD Software.....	14
FIGURE 2.3: MAX+PLUS II 10.1 Version(2001) Display	14
FIGURE 2.4 : MAX_PLUS II Toolbar.....	14
FIGURE 2.5: 2-line-to-4-line Decoder.....	15
FIGURE 2.6: 4-to-1 Multiplexer.....	16
FIGURE 2.7: Full-adder with two half-adder and OR gate	17
FIGURE 2.8: VHDL Design Units	20
FIGURE 2.9: New Dialog Box.....	24
FIGURE 2.10: Full adder	29
FIGURE 3.1: Compiler window	32
FIGURE 3.2: Dialog message	33
FIGURE 3.3a: Dialog box of Message Compiler	33
FIGURE 3.3b: Dialog box of Compiler	33
FIGURE 3.4a: Device Dialog Box	34
FIGURE 3.4b: Devices window	34
FIGURE 3.5: Dialog box of Message Compiler	35
FIGURE 3.6: Hierarchy dialog box	35
FIGURE 3.7: Global Project Logic Synthesis window	38
FIGURE 3.8: VHDL Netlist Reader Settings dialog box	39
FIGURE 4.1: Basic simulation arrangement	40
FIGURE 4.2: Simulator window	41
FIGURE 4.3: Pins assignment	45
FIGURE 4.4: Compilation	45
FIGURE 4.5: Dialog box of Compilation process	46
FIGURE 4.6: Waveforms Editor	47

FIGURE 4.7: Select enter nodes from SNF	47
FIGURE 4.8: Nodes Selection Window	48
FIGURE 4.9: Signals for simulation.....	49
FIGURE 4.10: Saving Waveform file	50
FIGURE 4.11: Overwrite Clock	50
FIGURE 4.12: Start Timing Simulation	51
FIGURE 4.13: Simulator	51
FIGURE 4.14: Simulation Results for the decoder Example	52
FIGURE 4.15: programming down load	52
FIGURE 4.16: Programmer Window	53
FIGURE 4.17: Enabling JTAG Configuration	53
FIGURE 4.18: Device Setup	54
Figure 5.1: decoder time simulation and wave editor.....	55
Figure 5.2: decoder delay matrix.....	55
Figure 5.3: The multiplexer wave editor.....	56
Figure 5.4: the multiplexer delay matrix.....	56
Figure 5.5: full adder time simulation and wave editor.....	57
Figure 5.6: full adder delay matrix.....	57

LIST OF TABLES

TABLE 1.1: Table 1.1 Hardware Description Language facility.....	6
TABLE 2.1: Truth Table of a 2-to-4 Decoder	16
TABLE 2.2: Function Table of a 4-to-1 Multiplexer.....	17
TABLE 2.3: Truth Table of Full-adder.....	18
TABLE 4.1: decode Information inputs	42
TABLE 4.2: decode Information outputs	42
TABLE 4.3: Processing Menu Commands	43
TABLE 4.4: Logic option settings in 'MAX7000' family	43
TABLE 4.5: Other logic synthesis settings of decoder	44

NOMENCLATURE

ABEL	Advanced Binary Expression Language
AHDL	Altera Hardware Description Language
AHPL	Altera Hardware Programming Language
ASIC	Application Specific Integrated Circuit
ACF	Assignment and Configuration File
CAD	Computer Aid Design
CAE	Computer Aided Engineering
CDL	Computer Design Language
CONLAN	Consensus Language
CPLD	Complex Programmable Logic Device
DSDUCAD*	Digital Systems Design Using CAD
EDA	Electronic Design Automation
FPGA	Field Programmable Gate Array
HDL	Hardware Description Language
MSI	Medium Scale Integration
PAL	Programmable Array Logic
PLD	Programmable Logic Device
VHSIC	Very high speed integrated circuit
VHDL	VHSIC Hardware Description Language
UP	University Program
UP1	UP education board
ISPS	Instruction Set Processor Specification
IC	Integrate Circuit
IDL	Interactive Design Language
TEGAS	Test Generation And Simulation

- this abbreviation from owns my self

TI-HDL	Texas Instruments Hardware Description Language
SSI	Small Scale Integration
SOC	System On Chip
SNF	Simulator Netlist File
RPT	Report File
Fit	Fit file

