


بسم الله الرحمن الرحيم

قال تعالى:



صدق الله العظيم

(سورة يونس الآيات (٥)، (٦)

Dedication

To
my parents,
wife ,
and friends.

Acknowledgement

I'm grateful to Dr. Abd Alrasol Jabar Alzubaidy for his good supervision during carrying out this research. I thank him for his sincere and valuable guidance during this work.

Also I would like to thank the staff of K&H Company in Taiwan for their great help during the practical section of this research and their helpful practical course in system-on-chip (SoC) and Programmable logic devices (PLDs).

More thanks to Eng. Ahmad Awad from Karary Academy of Technology, the staff of the Department of Electronics Engineering in Sudan University of Science and Technology and the staff of Albayan College of Science and Technology. I would like to extend my thanks to my college Eng. Ahmad Khider.

Special thanks to Dr. Osama Abd Alwahab Rais and Eng. Abo Agla Babiker for their help during the period of this graduate study program.

Abstract

In this research system on chip (SoC) design using programmable logic devices (PLDs) has been introduced. The main objective of this research is to reduce the size of printed circuit boards (PCBs) and the power consumption in digital systems. Beside that, to gain more flexibility in the digital systems design by designing digital systems with programmable data width and memory and I/O maps.

Digital systems moduals were designed for the previous purposes by using complex programmable logic devices (**CPLDs**). An **AHDL** programs were written for these moduals using **MAX+plusII** software. Finally, using down-load software (**DNL82**) the programs were loaded to the **CPLD** IC through the serial port of the PC. The designs were tested and good results were obtained.

النتائج

في هذا البحث شملت الدراسة تصميم النظم الرقمية في شريحة واحدة System-on-Chip باستخدام وحدات المنطق القابلة للبرمجة PLDs. ويهدف بحثنا هذا الى تقليل مساحة الدائرة المطبوعة PCB وتقليل القدرة الكهربائية المستهلكة في الدوائر الرقمية، الى جانب الوصول الى مرونة جيدة في تصميم الدوائر الرقمية متمثلة في التصميم بعرض بيانات قابل للبرمجة وعناوين متغيرة للذاكرة ووحدات الادخال والاخراج وذلك من خلال تصميم مفكك شفرات قابل للبرمجة دون الحاجة لتغيير الدائرة الالكترونية في حالة تغيير العناوين. تم تصميم نماذج من الدوائر الرقمية للاغراض المذكورة اعلاه، وذلك باستخدام وحدة المنطق القابلة للبرمجة المركبة CPLD. حيث تمت كتابة البرامج بلغة AHDL باستخدام برنامج MAX+plusII. كما تم استخدام برنامج DNL82 لبرمجة الشريحة من خلال منفذ الادخال والاخراج التسلسلي.

