

# Contents

	Page No.
Dedication.....	I
Acknowledgement.....	II
Abstract in English.....	III
Abstract in Arabic.....	IV
Contents.....	V
List of Figures.....	VII
List of Tables.....	VIII
Glossary.....	IX

## CHAPTER ONE INTRODUCTION

1.1 Introduction.....	1
1.2 Sequential Logic Elements.....	1
1.3 Concept of Sequential.....	1
1.4 Hardware.....	2
1.5 Program Language.....	2

## CHAPTER TWO TYPE OF SEQUENTIAL ELEMENTS

2.1 Type of Sequential Logic.....	3
2.1.1 Asynchronous Sequential Circuit.....	3
2.1.2 Synchronous Sequential Circuit.....	3
2.2 Sequential Logic Element.....	4
2.2.1 Latches and Flip-Flops.....	4
2.2.2 RS Latch.....	4
2.2.3 RS Latch with clock.....	7
2.2.4 Set up and hold time.....	7
2.2.4.1 Set up time.....	7
2.2.4.2 Hold time.....	8
2.2.5 D-Latch.....	8
2.2.6 JK Latch.....	9
2.2.7 T-Latch.....	9
2.2.8 JK Master Slave Flip-Flop.....	10

## CHAPTER THREE SEQUENTIAL CONCEPT

3.1 General.....	12
3.2 Concept of Sequential Logic.....	13
3.3 Level Sensitive.....	15
3.4 Edge Sensitive.....	15

## CHAPTER FOUR HARDWARE DESIGN

4.1 General.....	17
4.2 Hardware Description.....	17
4.2.1 EPROM NM 2732.....	17
4.2.2 SN 74273.....	19
4.2.3 SN 74373.....	23
4.2.4 Bread Board.....	24
4.2.5 Parallel Printer Port.....	24
4.2.6 Lab Link Cable.....	24
4.2.7 Network Wires.....	25
4.2.8 LED's.....	25
4.2.9 Resistances.....	25
4.3 Criteria of Design.....	25
4.3.1 Step One.....	25
4.3.2 Step Two.....	25
4.3.3 Step Three.....	26
4.3.4 Step Four.....	27
4.3.5 Step Five.....	27
4.4 Programmable of EPROM.....	28
4.4.1 Sequence No. 1.....	28
4.4.2 Sequence No. 2.....	28
4.4.3 Sequence No. 3.....	29
4.4.4 Sequence No. 4.....	29

## CHAPTER FIVE SOFTWARE

5.1 Introduction.....	30
5.2 Type of Interface.....	30
5.3 Software.....	30
5.4 A First C++ Program.....	32
5.5 Implementation Software.....	32
5.6 Main Program.....	34

## CHAPTER SIX CONCLUSION AND RESULTS

6.1 Conclusion.....	40
6.2 Recommendation.....	41
References.....	42
Appendix A.....	43
Appendix B.....	52
Appendix C.....	60