

ACKNOWLEDGEMENT

Alhamdulillah.

Thanks to Allah SWT, whom his willing giving me the power and the health to complete this project.

Firstly, I would like to express my sincere gratitude to my supervisor Dr. Abd Alrasol Jabar Alzubaidy, without whose generous patience and unlimited support I would not have been able to complete this work.

DEDICATION

This work is dedicated
To my dear parents, whose support allow me
to be ambitious as I want,
To my dear brother, sisters and their
children,
And to my dear students

ABSTRACT

This project presents a brief review of the main types of buses used in the computer explaining the features, characteristics and the historical progression include them, and what distinguishes each bus from others Particularly in terms of rate of data transfer speed, under which is the development and modernization in the buses to meet the steady progress in the speed of the microprocessor.

The focus was on the PCI local bus, by explaining its benefits and its importance and to highlight the points of superiority over other buses and to identify the input and output signals and processes addressing and configuration, read and write.

PCI sound blaster card has been connected (Interfacing) to a computer. And through the operations of read and write has changed the values of the registers for the sound card through a program written by (Assembly language) , causing a change in voice characteristics.

Table of contents

Content	page
Acknowledgment.	I
Dedication.	II
Abstract.	III
المستخلص.	IV
Table of Content.	V
List of figures	V II I
List of Table.	I X
.List of Abbreviations	X
Chapter - One: Introduction.	
1.1. Introduction	2
1.2. Problems Statement.	9
1.3. Research Objectives	9
1.4. Methodology of Research	9
Chapter – Two – I/O Buses	
2.1. Overview	12
2.2. ISA Bus	12
2.3. MCA (Micro Channel Architecture)	13
2.4. EISA (Extended Industry Standard Architecture)	14
2.4.1. EISA Features	14
2.4.2. EISA introduced the following enhancement over ISA	15
2.5. Local Buses	15
2.6. VESA Bus	16
2.6.1. Features of the VESA local bus card	16

2.7. PCI (Peripheral Component Interconnect)	17
2.7.1. History and revisions	17
2.7.2. Next-generation of PCI architecture (PCI EXPRESS4.0)	18
2.8. AGP (Advanced Graphic Port)	20
2.9. SCSI (Small Computer System Interface)	21
Chapter – Three – PCI local bus	
3.1. PCI Local Bus Overview	24
3.2. Signal Definition	25
3.3. Signal Type Definition	26
3.4. Pin Functional Groups	27
3.4.1. System Pins	27
3.4.2. Address and Data Pins	28
3.4.3. Interface Control Pins	29
3.4.4. Arbitration Pins (Bus Masters Only)	31
3.4.5. Error Reporting Pins	32
3.4.6. Interrupt Pins (Optional)	33
3.4.7. Additional Signals	34
3.4.8. 64-Bit Bus Extension Pins (Optional)	36
3.4.9. JTAG/Boundary Scan Pins (Optional)	38
3.5. Definitions	39
3.6. Bus Operation	40
3.6.1. PCI Bus Commands	40
3.6.2. Bus Transactions	42
3.6.2.1. Read Transaction	43
3.6.2.2. Write Transaction	45
3.6.2.3. Transaction Termination	46
3.6.3. Addressing	53
3.6.3.1. I/O space decoding	53
3.6.3.2. Memory space decoding	54
3.6.3.3. Configuration Space Decoding	54
3.6.3.3.1. Configuration Commands (Type 0 and Type 1)	54
3.6.3.3.2. Software Generation of Configuration Transaction	57
3.6.3.3.3. Configuration Space Organization	60
3.6.3.3.4. Configuration Space Functions	63

Chapter – Four – Hardware and software design	
4.1. Hardware design	73
4.2. Software for the design	74
4.2.1. Assembly language	74
4.2.1.1 Importance of assembly language	74
4.2.2. Flowchart for program	76
4.2.3. Main program	77
Chapter – Five – Conclusion and recommendations	
5.1. Conclusion	80
5.2. Recommendations	80
References	81

List of Figures

Number of figure	Name of figure	Page number
Figure 1.1	.The Computer Buses	3
Figure 3.1	PCI System Block Diagram.	24
Figure 3.2	PCI Pin List.	25
Figure 3.3	Basic Read Operation.	43
Figure 3.4	Basic Write Operation.	45
Figure 3.5	Target retry.	49
Figure 3.6	Target disconnect — with data.	50
Figure 3.7	Target disconnect — without data.	51
Figure 3.8	Target-Abort	52
Figure 3.9	Address Phase Formats of Configuration Transactions.	55

Figure 3.10	Layout of CONFIG_ADDRESS Register.	58
Figure 3.11	Host Bridge Translation for Type 0 Configuration Transactions Address Phase.	59
Figure 3.12	Type 00h Configuration Space Header.	62
Figure 3.13	Command Register Layout.	65
Figure 3.14	Status Register Layout.	68
Figure 3.15	BIST Register Layout.	70
Figure 4.1	Hardware design	73
Figure 4.2	Flowchart for program	76

List of Tables

Number of table	Name of table	Page number
Table 2.1	Comparison of 8-bit, and 16-bit ISA Bus.	13
Table 3.1	PCI bus command encodings and types.	41
Table 3.2	Byte Enables and AD[1::0] Encodings.	53
Table 3.3	Burst Ordering Encoding.	54
Table 3.4	Command Register Bits.	65
Table 3.5	Status Register Bits.	68
Table 3.6	BIST Register Bits.	71

List of Abbreviation

Abbreviation	Abbreviation Description
A\D	Analog to Digital Converter.
AGP	Accelerated Graphics Port.
ANSI	American National Standards Institute
AT	Advanced Technology.
BIST	Built-in Self Test.
CD-ROM	Compact Disk Read Only Memory.
CPU	Central Processing Unit.
DAC	Dual Address Cycle.
DIB	Dual Independent Bus.
DMA	Direct Memory Access.
EISA	Extended Industry-Standard Architecture.
GT/s	Gigatransfers Per Second
GUI	Graphical User Interface.
IEEE	Institute of Electrical and Electronic Engineers.
I/O	Input/Output.
ISA	Industry Standard Architecture.
LVD	Low Voltage Differential.
MCA	Micro Channel Architecture.
PC	Personal Computer.
PCI	Peripheral Component Interconnect.
PCIe	Peripheral Component Interconnect Express.
PCI-SIG	Peripheral Component Interconnect - Special Interest Group
PCI-X	Peripheral Component Interconnect – Extended.
PCMCIA	Personal Computer Memory Card Industry Association.
PnP	Plug and Play

RAM	Random Access Memory.
SCSI	Small Computer System Interface.
SSP	Serial Storage Protocol.
VESA	Video Electronics Standards Association.