| dc.contributor.author | Albadawy, Mogahid Omer Hajeltoum | |
| dc.contributor.author | Supervisor - Abdelrasoul Jabar AlzubaidiAbdelrasoul | |
| dc.date.accessioned | 2014-11-17T10:23:23Z | |
| dc.date.available | 2014-11-17T10:23:23Z | |
| dc.date.issued | 2005-09-01 | |
| dc.identifier.citation | Albadawy, Mogahid Omer Hajeltoum .Cyclic Redundancy Check Error Detection Circuit Design/Mogahid Omer Hajeltoum Albadawy;Abdelrasoul Jabar AlzubaidiAbdelrasoul.-Khartoum:Sudan University of Science & Technology,College of Engineering,2006.-58P. : ill. ; 28Cm.-M.Sc. | en_US |
| dc.identifier.uri | http://repository.sustech.edu/handle/123456789/8068 | |
| dc.description | Thesis | en_US |
| dc.description.abstract | Binary information "bits" are at the heart of modern communications. All information can be represented as blocks of stream of bits. Modern communication networks are designed to carry bits and therefore they can handle any type of information CRC is the most powerful error detection more than parity bit and check sum method, cause it can be used to detect single bit error, two bits error and burst error. CRC calculation require a divisor which called sometimes "Generator polynomial" or "poly". The width of poly is very important as dominate the whole calculation, typically width of 8 or 16 or 32 are chosen so as to simplify implementation on modern computers. The width of the poly is actual one bit more on most significant bit. Any transmitted message T is attached with remainder after dividing the original message this remainder called CRC. The receiver divide the received message into some poly that used at the transmitter the remainder must be zero, which means that there is no error at received message. | en_US |
| dc.description.sponsorship | Sudan University of Science & Technology | en_US |
| dc.language.iso | en | en_US |
| dc.publisher | Sudan University of Science & Technology | en_US |
| dc.subject | Computer Engineering | en_US |
| dc.subject | Circuit | en_US |
| dc.subject | Circuit - Design | en_US |
| dc.title | Cyclic Redundancy Check Error Detection Circuit Design | en_US |
| dc.type | Thesis | en_US |