SUST Repository

A Compensator Design Using Frequency Response

Show simple item record

dc.contributor.author Abubaker, Tasabih Eissa Edress
dc.contributor.author Supervisor - Abd-Alla Salih Ali
dc.date.accessioned 2014-08-24T09:57:30Z
dc.date.available 2014-08-24T09:57:30Z
dc.date.issued 2010-08-01
dc.identifier.citation Abubaker,Tasabih Eissa Edress.A Compensator Design Using Frequency Response/Tasabih Eissa Edress Abubaker;Abd-Alla Salih Ali.-Khartoum:Sudan University of Science and Technology,College of Engineering,2010.- 46P. : ill. ; 28Cm.-M.Sc. en_US
dc.identifier.uri http://repository.sustech.edu/handle/123456789/6782
dc.description Thesis en_US
dc.description.abstract In this project, a compensated control system was designed using Bode plot technique. The system required must have a phase margin about and gain margin about . The original system when plotted the phase margin is . This means that the system need a phase – lead network as a compensator. The velocity error of the original system is found by using the final value theorem. The maximum phase is obtained from which was calculated. From Bode plot is obtained at gain crossover frequency and from and , the lead network transfer function was obtained. When the obtained transfer function was cascaded with the original system, the required gain and phase margin were obtained. en_US
dc.description.sponsorship Sudan University of Science and Technology en_US
dc.language.iso en en_US
dc.publisher Sudan University of Science and Technology en_US
dc.subject Elictrical Engineering - Microprocessor en_US
dc.subject Electronic Control en_US
dc.subject A Compensator - Design en_US
dc.subject Frequency Response en_US
dc.title A Compensator Design Using Frequency Response en_US
dc.title.alternative تصميم معوض بإستخدام الاستجابة الترددية en_US
dc.type Thesis en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search SUST


Browse

My Account