DEDICATION

To my...

Parents

Sisters

Brothers

Friends

Teachers

And colleagues.

ACKNOWLEDGEMENT

I thank ALLAH very much, because my work is only a gift from Him.

I'm very thankful to my parents for providing me with confidence, support, and love.

I'm very grateful to Dr. Alaa Alsaffar my first supervisor for his keen interest, advice, and support.

Also I'm very grateful to Dr. Ashraf Gasim Elseid my supervisor who helped me a lot.

I also, extend my thanks and appreciation to Sudan University, and to every one who supported me with views, prayers, and hope.

ABSTRACT

Even with the introduction of parallel computer architecture, the processing speed is restricted by bus constraints and channel bandwidth. One of the solutions to enhance the speed of today's electronic computers is to use optical computing which involves the manipulation of photons rather than electrons

Optical computing based on redundant number representation is expected to be capable of performing high-speed arithmetic operation by exploiting the good features of light such as inherent parallelism, non-interfacing communication, multi-dimensional storage, and ultra-high speed processing.

The purpose of this project is to perform a carry-free parallel arithmetic addition algorithm. Using Modified Signed-digit (MSD) numbers; the carry propagation can be confined in two adjacent digit positions and thus arithmetic operation of arbitrary-length operands can be completed in definite steps and constant time.

The conventional two-operand optical shadow-casting (OSC) technique was used successfully to implement a binary MSD (BMSD) adder. Three-step adder configuration is proposed in this work. The proposed scheme is based on suitable programming of the decoding mask of the OSC system, which is obtained from the derived design equations.

High-level program is used to simulate the optical implementation (i. e. Clanguage).

تجريد

بالرغم من استخدام الحاسبات المتوازية فان سرعة المعالجه الحالية ظلت محدوده بالقيود التي تحكم النواقل وكذلك سعة القنوات. وكان احد الحلول لزيادة سرعة الحاسبات الالكترونية استخدام الحاسبات الضوئية المتوازيه التي تستخدم الفوتونات بدلاً عن الالكترونات.

ان الحاسبات الضوئية المتوازيه التي تعتمد التمثيل العددي الفائض لها القدره على اجراء الحسابات الرياضيه بسرعه هائلة مستخدمه الخصائص الجيده للضوء مثل المعالجه المتوازيه والاتصالات غير المتداخله وكذلك خاصية الخزن بابعاد متعدده.

الغرض من هذه الدراسه هو ايجاد خوارزمية لانجاز عمليات رياضية متوازيه خاليه من الفائض. وقد استخدم العدد المؤشر لتجنب انتشار الفائض. التحديد لهذا الفائض يتم باستخدام موضعين متجاورين من الارقام وبذلك فقد امكن الحصول على ناتج العمليات الحسابيه لارقام غير محددة الطول في خطوات محددة وزمن ثابت.

كما تم استخدام تقنية مسرح الظل الضوئية ذات المتغيرين في تصميم جامع الارقام المؤشره الثنائيه. وقد تم تصميم نموذج ذي ثلاث خطوات. يعتمد التصميم الضوئي على برمجة اقنعة التشفير في منظومة مسرح الظل الضوئية اعتماداً على معادلات التصميم.

استخدم برنامج بلغة C العالية المستوى لأستخراج نتائج التطبيقات الضوئية.

List of Abbreviations

ABBREVIATION	DESCRIPTION	
1-D	One-Dimension	
2-D	Two-Dimension	
BCBMSD	Binary Coded Binary Modified Signed-Digit	
BMSD	Binary Modified Signed-Digit	
CAM	Content Advisable Memory	
DM	Decoding Mask	
LSB	Least Significant Bit	
MSB	Most Significant Bit	
MSD	Modified Signed-Digit	
OSC	Optical Shadow-Casting	
QSD	Quaternary Signed-Digit	
SS	Symbolic Substitution	

TSD Trinary Signed-Digit

List of Tables

TABLE NO.	TABLE NAME	PAGE NO.
2.1	Two-Operand Conventional Logic Function	12
3.1	SD Number Systems	24
3.2	Three-Step BMSD Addition Truth Table 1 st step symbolic rules	28
3.3	Three-Step BMSD Addition Truth Table 2 nd step symbolic rules	29
4.1	Three-Step BCBMSD Addition Truth Table 1 st step symbolic rules	34

4.2	Three-Step BCBMSD Addition Truth Table 2 nd step symbolic rules	34
-----	--	----

List of Figures

FIG. NO.	FIGURE NAME	PAGE NO.
1.1	Von-Neuman Computer	3
2.1	Dual-Rail Coding	8
2.2	MSD Representation	8
2.3	OSC Patterns	9
2.4	OSC Configuration	10
2.5	A schematic Diagram Of OSC System For Realizing Two-Operand Logic Gates	11
2.6	LEDs Switching and Shadow grams for the 16 logic function system	13
2.7	Simulation Flowchart	14
2.8	Superimposed Coding	15

2.9	Shadow Grams Generation	16
2.10	Overlapped Layers	16
2.11	Overlapped Result Of The Four Layers	17
2.12	Logic AND of The Layers	17
3.1	A schematic Block Diagram For Conventional 3-step 5-bit MSD Adder	27
4.1	First Step Combination Circuit	35
4.2	Second Step Combination Circuit	36
4.3	Third Step Combination Circuit	37
4.4	A.K. Cherri's proposed Configuration For Each Step In The Three-Step BMSD Adder	38
4.5	Beam Splitter (BS)	40
4.6	Beam Combiner (BC)	41
4.7	BMSD Numbers and Their Equivalent Representations	43

4.8	First Step Flowchart	44
4.9	Second Step Flowchart	45
4.10	Third Step Flowchart	46
4.11a	First Step Overlapped Layers	47
4.11b	First Step Output, Screen & DMS	47
4.12a	Second Step Overlapped Layers	48
4.12b	Second Step Output, Screen & DMS	48
4.13a	Third Step Overlapped Layers	49
4.13b	Third Step Output, Screen & DMS	49
4.13c	Third Step Output, Screen & DMS	50
4.14	Final Output Results BCBMSD, BMSD, and Decimal	51