ABSTRACT

The system memory is the place where the computer holds current programs and data that are in use. System memory is an important part of the main processing subsystem of the PC, tied in with processor, cache, motherboard and chipset. Memory plays a significant role in the following important aspects of computer system, performance, software support, reliability and stability, and upgradeability. In fact, the ability to store and transmit various kinds of information has become of increasing importance. In the computer model, one of the major components was the memory.

Dynamic Random Access Memories (DRAM) is the dominant solid-state memory devices used for primary memories in the ubiquitous microprocessor systems of today. In recent years, processor frequencies have grown at high rate per year, while DRAM latencies have improved at low rate per year. This growing gap has been referred to as the "Memory Wall." DRAM architectures have been going through rapid changes in order to reduce the performance impact attributable to this increasing relative latency of primary memory accesses. This thesis examines conventional DRAM architectures.

The framework for DRAM implementations, based on a number of perspectives and criteria. Reading, writing and refreshing cycles are major components of the DRAM working. The hardware project used to examining the underlying performance enhancing characteristics of DRAM. An important contribution of this work is identification and examination of a set of characteristics, which try to determine the DRAM system performance. The intent of this thesis is examining DRAM architectures and performance

the circuit design contains two section, the first one work instead of DRAM controller that not available in the local market, then we use 74273 latch register that work at up-edge, further more, we add the transparent latch 74373 to eliminate the conflict due to the read-write operation from/to the DRAM, and the second circuit contains DRAM TMS4416. The experiment results taken from the practical circuit operation in conformity with the program results shown.

تجريد

إن ذاكرة نظام الحاسوب هي المكان الذي تحمل فيه البرامج والبيانات المستخدمة بالجهاز ، وهي اي ذاكرة النظام جزء مهم من العمليات الرئيسية في نظام الحاسوب مرتبطة مع المعالج وذاكرة وسيطة واللوحة الام ومجموعة رقائق . للذاكرة دور هام في السمات التالية لنظام الحاسوب تتمثل في , الاداء, دعم البرامج الحاسوبية, الأعتمادية والأستقرار ,والقابلية للترفيع والتطوير . ويجدر القول ان القدرة لخزن وارسال الانواع المختلفه من المعلومات اصبحت من الاهمية بمكان . فالذاكره هي احد المكونات الرئيسيه بالحاسوب .

الذواكر العشوائية الديناميكية هي الغالبة علي ذواكر الحالة الصلبة و التي إستعملت للذواكر الأساسية في أنظمة المعالج الدقيق الموجودة في كلّ مكانِ اليوم. في السّوات الأخيرة، فه ت ترددات المعالج بنسب عالية بالسّنة، بينما نسبة الكمون في الذاكرة الفعالة ت حسّن بمعدل منخفض بالسّنة. هذه الفجوة المتزايدة هي ما تعرف باسم "حائط الذاكرة". مرت بنية الذاكرة الفعالة بتغييرات سريعة بالرغم من تدني الكفاءة نتيجة للزياده الملحوظة في الكمون للوصول للذاكرة الاولية. ففي هذه الاطروحة تم تناول الذاكرة الفعالة التقليدية.

أن الاطار العام لتطبيقات الذاكرة الفعالة ,يستند علي عدد من المنظورات والمعايير . فالقراءة, الكتابة ودورة تتشيط الذاكرة هي مكونات اساسية في عمل الذاكرة الفعالة . فالتطبيق العملي لهذا البحث استخدم لاختبار الاداء التحتي الذي يحسن خصائص الذاكرة الفعالة .ان أهمية هذا العمل هو تعريف وفحص مجموعة من الخصائص التي من خلالها يمكن للذاكرة الفعالة تحديد أداء النظام ,فالمقصد من هذا البحث فحص اداء وبنية الذاكرة الفعالة .

يتكون تصميم الدائرة الالكترونية من جزئين, ففي الاول تم استخدام رقائق مسجل المزلاج ذو الحافة الصاعدة بالنمرة 74273 بدلاً عن جهاز تحكم الذاكرة الفعالة الذي لم يتسني الحصول عليه. كذلك تم استخدام المسجل الشفاف بالنمرة 74373 للتخلص من التضارب الناتج بسبب عملية القراءة والكتابة من والي الذاكرة الفعالة. والدائرة الثانية تتكون من رقائق الذاكرة الفعالة بالنمرة TMS4416 . وعليه تم الحصول علي نتائج هذه التجربة بعد تشغيل الدائرة مع استخدام برنامج حاسوب لهذا الغرض.

DEDICATION

For my role model in personality, behavior and demeanor, my father.

For my wonderful and loving mother.

To my brothers and sisters.

For the person who has always supported and encouraged me when I have doubted myself, and for the purest joy of my life, my wife.

Acknowledgement

I wish to express my sincerest gratitude to the people who made my research possible. This includes advisor,

DR. ABDEL RASOUL JABAR ALZUBAIDI.

Thanks to all that help me of my thesis, and to who have provided the prerequisite knowledge, and given me quality advice and guidance.

TABLE OF CONTENTS

Abstract

تجريد	II
Dedication	III
Acknowledgement	IV
Table of contents	V
List of tables'	X
List of figures	XI
CHAPTER ONE	
MEMORY INTRODUCTION	
1-1: Introduction	1
1-2: Storage device characteristics	1
1-2-1: Speed	1
1-2-2: Volatility	1
1-2-3: Access Methods	1
1-2-4: Portability	2
1-2-5: Cost and Capability 1-3: Memory Concepts and Terms	2
1-4: Main Memory	2 3 3 3 3
1-4-1: Static RAM	3
1-4-2: ROM	3
1-4-3: ROM Types	3
1-5: Memory bandwidth and latency	4
1-6: Memory Data Integrity Checking	4
CHAPTER TWO	
MEMORY TYPES	
2-1: Introduction	5
2-1-1: Processor memory	5
2-1-2: Primary memory	5 5
2-1-3: Secondary memory	
2-2: Overview of memory types	5
2-3: Memory Unit	6
2-4: Memory Pin Connections	7
2-5: Memory chip 2-6: CPU Memory and I/O Interface Connector	8 8
2-6: CPU, Memory, and I/O Interface Connector 2-7: CPU Memory systems Overview	9
2-8: Connection Memory to the Processor	10
2-9: Memory Data Integrity checking	13
2-9-1: Error Detection and Correction	13
2-10: Memory Hierarchy Technology	13
2-10-1: Registers and caches	14
2-10-2: Main memory	14

2-10-3: Disk driver and Tape units	14
2-11: Cache Memory	15
2-11-1: Principal of Locality	16
2-11-2: Hits and misses	17
2-11-3: basic operation of the cache	17
2-11-4: Writing into Cache	18
2-11-5: cache initialization	18
2-12: Random Access Memory (RAM)	18
2-12-1: Kind of RAM	19
2-12-2: Picture of RAM	19
2-12-3: RAM Integrated circuits	20
2-12-4: Inside the RAM Device	20
2-12-5: RAM Cell	21
2-12-6: Inside the SRAM Device	22
2-12-7: RAM Interface Signal	22
2-12-8: Memory Size	23
2-12-9: Static RAM	23
2-12-10: how data is accessed	24
2-12-11: Read Operation	24
2-12-12: Write Operation	24
2-12-13: stating RAM structure	24
2-12-14: CMOS Cell	25
2-12-15: SRAM internal block diagram	25
2-12-16: RAM Effectiveness Measuring	26
2-12-17: Memory Systems Considerations	27
2-13: Read-Only Memories	27
2-13-1: ROM cell	28
2-13-2: ROM setup	29
2-13-3: ROM Types	31
2-13-3-1: Mask-programmable ROM	32
2-13-3-2: Field programmable ROM	32
2-13-3-3: Erasable PROM (EPROM)	33
2-13-3-4: (EEPROM)	33
2-13-3-5: FLASH MEMORY	33
2-13-4: ROM Applications	34
2-14: Speed Size Cost	35

CHAPTER THREE

DYNAMIC RANDOM ACCESS MEMORY

3-1: introduction	36
3-2: Commonalities of DRAM	37
3-3: Conventional DRAM	39
3-4: TYPES of DRAM	40
3-5: Basic DRAM Structure	43
3-6: DRAM Memory Cell	45
3-6-1: DRAM Layout	47
3-6-2: 1-Transistor Memory Cell (DRAM)	47
3-6-3: Dynamic RAM Cell Organization	48
3-7: DRAM Architecture	49
3-8: DRAM Organization and Operations	51
3-8-1: DRAM Memory Access	52
3-8-2: Writing to DRAM cell	52
3-8-3: Reading DRAM cell	52
3-9: Address Multiplexing	54
3-10: Decoders	55
3-10-1: Static Row Decoder	57
3-10-2: Dynamic Row Decoders	57
3-10-3: Column Decoders	56
3-10-4: Methods of Address Decoding	56
3-11: DRAM working	56
3-11-1: DRAM Timing Parameters	57
3-11-2: DRAM Read Cycle	57
3-12: DRAM Refresh	59
3-13: Memory Latency	61
3-13-1: Memory Performance Gap	61
3-13-2: Contributors to Latency	63
3-13-3: Reduce latency in a DRAM	63
3-13-3-1: Address decoding latency	63
3-13-3-2: Word line activation latency	63
3-13-3-3: Bit line sensing latency	63
3-13-3-4: Output driving latency	64
3-14: Bandwidth	64

CHAPTER FOUR

ADDRESS DECODING

4-1: Introduction	65
4-2: Memory Decoding and Addressing	
4-3: addressing lines	
4-4: chip selection	70
4-5: address decoding techniques	71
4-5-1: Full Address Decoding	71
4-5-2: Partial Address Decoding	72
4-5-3: Block Address Decoding	74
4-6: Designing Address Decoders	74
4-6-1: Address Decoding with Random Logic	74
4-6-2: Address Decoding with m-line-to-n-line Decoders	75
4-6-3: Address Decoding with PROM	75
4-6-4: Address Decoding with PLD Programmable Decoder	77
4-6-4-1: PLA	78
4-6-3-2: PAL	78
CHAPTER FIVE	
HARDWARE	
5-1: Port Hardware	80
5-2: Accessing Ports	80
5-2-1: The data Register	81
5-2-2: The status registers	81
5-2-3: The control registers	82
5-3: components used	82
5-4: design steps	82
5-4-1: step-1	82
5-4-2: step-2	85
5-4-3: step-3	90
CHADTED CIV	
CHAPTER SIX	
SOFTWARE	95
6-1: program overview	
6-2: flow chart	96
6-3: main program	99

CHAPTER SEVEN

Conclusion and Result

7-1: Structure of the Research	101
7-1-1: Write Cycle	101
7-1-2: Dram Read Cycle	101
7-1-3: Refreshing the Memory	101
7-2: Objectives	101
7-3: Conclusion	106
REFERENCES	107
APPENDIX	110
TMS4416NL PACKAGE	
SN74273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR	
SN74LS374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS	

LIST OF TABLES

TABLE	DESCRIPTION	PAGE
2-1	MEMORY OPERATION	23
2-2	TRUTH TABLE	31
3-1	REFRESH MODE	58
5-1	DATA REGISTER	81
5-2	STATUS REGISTER	81
5-3	CONTROL REGISTER	82
5-4	PIN ASSIGNMENTS OF THE D-TYPE 25 PIN	84
	PARALLEL PORT CONNECTOR	
5-5	DESCRIPTION OF D-25 MALE CONNECTOR	85
5-6	THE LATCH NUMBER 1 PIN CONNECTOR	86
5-7	THE LATCH NUMBER T PIN CONNECTOR	88
5-8	THE LATCH NUMBER 3 PIN CONNECTOR	90
5-9	THE LATCH NUMBER 4 PIN CONNECTOR	91
5-10	DYNAMIC RAM CONNECTION	93

LIST OF FIGURES

FIGURE	DESCRIPTION	PAGE
2-1	DIFFERENT TYPES OF SEMICONDUCTOR	6
	MEMORIES	
2-2	MEMORY ARRAY ORGANIZATION	7
2-3	GENERIC MEMORY	7
2-4 2-5	CPU, MEMORY, AND I/O INTERFACE OVERVIEW OF CPU MEMORY SYSTEM	9 10
2-3 2-6	CONNECTION BETWEEN PROCESSOR AND	10
2-0	MEMORY	11
2-7a	WRITE CYCLE	11
2-7b	READ CYCLE	11
2-8	MAR AND MDR EXAMPLE	12
2-9a	THE MEMORY HIERARCHY AS A PYRAMID	14
2-9b	THE MEMORY HIERARCHY	15
2-10	CACHE MEMORY	15
2-11	BASIC RAM ARCHITECTURE	19
2-12	SHOW BLOCK DIAGRAM OF RAM	20
2-13	RAM INTEGRATED CIRCUITS	20
2-14	DIAGRAM OF RAM	21
2-15a	RAM CELL LOGIC DIAGRAM	21
2-15b	RAM CELL BLOCK DIAGRAM	21
2-16	DIAGRAM OF SRAM	22
2-17	INTERFACE SIGNAL	22
2-18 2-19	BASIC STORAGE DATA ACCESS	23 24
2-19 2-20	STATING RAM STRUCTURE	2 4 25
2-20	SRAM INTERNAL BLOCK DIAGRAM	25
2-21 2-22a	READ CYCLE	26
2-22b	WRITE CYCLE	26
2-23	BLOCK DIAGRAM OF ROM	28
2-24	ROM CELL	28
2-25	ROM INTERNAL STRUCTURE	29
2-26	ROM SETUP	29
2-27	IMPLEMENTED ROM	30
2-28	8*3 ROM	30
2-29	8*3 ROM	31
2-30	TYPES OF ROM	31
3-1	DRAM ARRAY - CELL PLACEMENT	38
3-2	TIMING PHASES OF A DRAM ACCESS	38
3-3	CONVENTIONAL DRAM ARCHITECTURE	40
3-4	FAST-PAGE MODE DRAM	41
3-5	DIFFERENT CONFIGURATIONS OF A DRAM CELL	44
3-6	DRAM BLOCK DIAGRAM	45

3-7a	THE ONE-TRANSISTOR DRAM CELL	46
3-7b	STORAGE CAPACITOR	46
3-8	1-TRANSISTOR MEMORY	47
3-9	DRAM CELL ORGANIZATION	48
3-10	BASIC BLOCK DIAGRAM OF A STANDARD	50
	DRAM ARCHITECTURE	
3-11	READ TIMING DIAGRAM	51
3-12	FAST PAGE MODE READ TIMING DIAGRAM	51
3-13	DYNAMIC RAM CHIP ORGANIZATION	52
3-14	RAS/CAS SEQUENCING FOR READ	53
3-15	RAS/CAS SEQUENCING FOR WRITE	53
3-16	2-INPUT MULTIPLEXER	54
3-17	DRAM PIN	54
3-18	DECODER	55
3-19	BASIC ARRAY LAYOUT	55
3-20a	DRAM READ CYCLE	58
3-20b	DRAM READ CYCLE	58
3-21	HARDWARE DIAGRAM OF TYPICAL DRAM	59
3-22	PROCESSOR-DRAM MEMORY GAP	61
3-23	GRAPHICAL ILLUSTRATION OF MOORE'S LAW	62
3-24	TRANSACTION BETWEEN CPU AND DRAM.	62
4-1	ADDRESS BUS LINES	66
4-2	DECODING SAMPLE	66
4-3	MEMORY ADDRESSING	68
4-4	BLOCK DIAGRAM OF THE TMS4416 DRAM	69
4-5	LOGIC SYMBOL	70
4-6	FUNCTIONAL BLOCK DIAGRAM	71
4-7	ADDRESSING MEMORY COMPONENTS	72
4-8	PARTIAL ADDRESS DECODING	73
4-9	LOGIC GATE AS DECODER	74
4-10	M-LINE-TO-N-LINE AS DECODER	75
4-11	STRUCTURE OF A PROM IN TERMS OF GATE	76
	ARRAY	
4-12	MEMORY SYSTEM USING PROM AS AN	77
	ADDRESS	
4-13	STRUCTURE OF A PLA IN TERMS OF GATE	78
	ARRAY	
4-14	STRUCTURE OF A PAL IN TERMS OF GATE	79
	ARRAY	
5-1	BLOCK DIAGRAM OF THE PARALLEL	80
	INTERFACE	
5-2	D-25 MALE CONNECTOR	83
5-3	LATCH NO.1 WRITE DATA+CONTROL FOR	85
-	DRAM NO.1	
5-4	NO.1 WRITE DATA+CONTROL FOR DRAM NO.1	86
5-5	LATCH NO.2 FOR 2 ND DRAM	87
5-6	LATCH NO.3 FOR ADDRESSES	88
5-7	LATCH NO. 4 FOR REFRESH	89

5-8	DRAM 16KX4BITS	91
5-9	1 ST PART OF THE HARDWARE	93
5-10	2 ND PART OF THE HARDWARE DESIGN	94
6-1	FLOW CHART	96
7-1	TYPICAL WIRING CIRCUIT	103
7-2	CONTROL CIRCUIT	104
7-3	DRAM CHIPS	104
7-4	PROGRAM INTERFACE, GENERAL	105
	INFORMATION	
7-5	PROGRAM INTERFACE, WHEN CIRCUIT	105
	ACTIVATED	