### Features
- Programmable Interrupt Function with User-Defined Upper and Lower Threshold Settings
- Internal Filter Eliminates Signal Fluctuation Due to AC Lighting Flicker — No External Capacitor Required
- In-Package Trim Provides an Easy and Accurate Means to Achieve System-to-System Repeatability
- 16-Bit Digital Output with I²C at 400 kHz
- Programmable Analog Gain and Integration Time Supporting 1,000,000-to-1 Dynamic Range
- SYNC Input Synchronizes Integration Cycle to Modulated Light Sources (e.g. PWM)
- Operating Temperature Range
  - -40°C to 85°C (CS Package)
  - -30°C to 70°C (FN Package)
- Operating Voltage of 2.7 V to 3.6 V
- Available in Both an FN and a CS Package. The CS Package is the Industry’s Smallest Digital RGB Color Sensor

### Applications
- Provides Method to Derive Chromaticity Coordinates to Manage Display Backlighting (i.e. RGB LED, CCFL, etc.)
- Provides Means to Derive Color Temperature to White-Color Balance Displays Under Various Lighting Conditions

### End Products and Market Segments
- HDTVs
- Tablets, Laptops, Monitors
- Medical Instrumentation
- Consumer Toys
- Industrial/Commercial Lighting
- Industrial Process Control

### Description
The TCS3404 and TCS3414 digital color light sensors are designed to accurately derive the color chromaticity and illuminance (intensity) of ambient light and provide a digital output with 16-bits of resolution. The devices include an 8 × 2 array of filtered photodiodes, analog-to-digital converters, and control functions on a single monolithic CMOS integrated circuit. Of the 16 photodiodes, 4 have red filters, 4 have green filters, 4 have blue filters, and 4 have no filter (clear). With the advanced patent pending in-package trim capability, device-to-device and system-to-system tolerance can be minimized allowing very precise repeatability to be attained.
A synchronization input (SYNC) provides precise external control of sensor integration allowing the internal conversion cycles to be synchronized to a pulsed light source. Furthermore, the synchronization feature supports the following advanced modes of operation to maximize flexibility across a broad range of hardware systems: (1) sync for one internal-time cycle, and (2) accumulate for specified number of pulses. The device also supports free-running and serial-bus-controlled integration modes if precise coupling between the sensor and light source is not required.

Four parallel analog-to-digital converters (ADC) transform the photodiode currents to an SMBus (TCS3404) or I²C (TCS3414) digital output that, in turn, can be input to a microprocessor. The RGB values can be read in a single read cycle to minimize the number of read command protocols defined in the communication interface. The slave address for this device is 39h (0111001b). A single SMB-Alert style interrupt (TCS3404) as well as a single traditional level-style interrupt (TCS3414) can be dynamically configured for any one of the four channels including a corresponding high/low threshold setting. The interrupt will remain asserted until the firmware clears the interrupt.

The TCS3404/14 devices can help (1) automatically adjust the display brightness of a backlight to extend battery, increase lamp life, and provide optimum viewing in diverse lighting conditions, (2) white-color balance display panel and/or captured images in diverse lighting conditions, and (3) manage RGB LED backlighting to maintain color consistency over a long period of time.

These devices are also ideal in controlling keyboard illumination in low ambient light conditions. Chromaticity coordinates (x,y) can be used to derive color temperature for the purpose of white-color balancing of displays and/or captured images. Illuminance, in lux, can be used to approximate the human eye response of ambient light and to manage exposure control in digital cameras. The TCS3404/14 devices are ideal in notebook/tablet PCs, LCD monitors, flat-panel televisions, cell phones, and digital cameras. Additional applications include street light control, security lighting, sunlight harvesting, and automotive instrumentation clusters.

Functional Block Diagram

![Functional Block Diagram](image-url)
Terminal Functions

<table>
<thead>
<tr>
<th>TERMINAL NAME</th>
<th>CS PKG NO.</th>
<th>FN PKG NO.</th>
<th>TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>GND</td>
<td>A3</td>
<td>6</td>
<td></td>
<td>Power supply ground. All voltages are referenced to GND.</td>
</tr>
<tr>
<td>INT</td>
<td>B3</td>
<td>4</td>
<td>O</td>
<td>Level interrupt — open drain.</td>
</tr>
<tr>
<td>SCL</td>
<td>A1</td>
<td>1</td>
<td>I</td>
<td>Serial clock input terminal — clock signal for I2C serial data.</td>
</tr>
<tr>
<td>SDA</td>
<td>B1</td>
<td>3</td>
<td>I/O</td>
<td>Serial data I/O terminal — serial data I/O for I2C.</td>
</tr>
<tr>
<td>SYNC</td>
<td>A2</td>
<td>2</td>
<td>I</td>
<td>Synchronous input.</td>
</tr>
<tr>
<td>V_DD</td>
<td>B2</td>
<td>5</td>
<td></td>
<td>Supply voltage.</td>
</tr>
</tbody>
</table>

Available Options

<table>
<thead>
<tr>
<th>DEVICE</th>
<th>INTERFACE</th>
<th>I2C ADDRESS</th>
<th>PACKAGE – LEADS</th>
<th>PACKAGE DESIGNATOR</th>
<th>ORDERING NUMBER</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCS3404</td>
<td>SMBus</td>
<td>–</td>
<td>Chipscale–6</td>
<td>CS</td>
<td>TCS3404CS</td>
</tr>
<tr>
<td>TCS3404</td>
<td>SMBus</td>
<td>–</td>
<td>Dual Flat No-Lead–6</td>
<td>FN</td>
<td>TCS3404FN</td>
</tr>
<tr>
<td>TCS3413</td>
<td>I2C</td>
<td>0x29</td>
<td>Chipscale–6</td>
<td>CS</td>
<td>TCS3413CS</td>
</tr>
<tr>
<td>TCS3413</td>
<td>I2C</td>
<td>0x29</td>
<td>Dual Flat No-Lead–6</td>
<td>FN</td>
<td>TCS3413FN</td>
</tr>
<tr>
<td>TCS3414†</td>
<td>I2C</td>
<td>0x29</td>
<td>Chipscale–6</td>
<td>CS</td>
<td>TCS3414CS</td>
</tr>
<tr>
<td>TCS3414†</td>
<td>I2C</td>
<td>0x29</td>
<td>Dual Flat No-Lead–6</td>
<td>FN</td>
<td>TCS3414FN</td>
</tr>
<tr>
<td>TCS3415</td>
<td>I2C</td>
<td>0x49</td>
<td>Chipscale–6</td>
<td>CS</td>
<td>TCS3415CS</td>
</tr>
<tr>
<td>TCS3415</td>
<td>I2C</td>
<td>0x49</td>
<td>Dual Flat No-Lead–6</td>
<td>FN</td>
<td>TCS3415FN</td>
</tr>
<tr>
<td>TCS3416</td>
<td>I2C</td>
<td>0x59</td>
<td>Chipscale–6</td>
<td>CS</td>
<td>TCS3416CS</td>
</tr>
<tr>
<td>TCS3416†</td>
<td>I2C</td>
<td>0x59</td>
<td>Dual Flat No-Lead–6</td>
<td>FN</td>
<td>TCS3416FN</td>
</tr>
</tbody>
</table>

† Recommended device for single-device systems.

Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted)†

- Supply voltage, V_DD (see Note 1) .................................................. 3.8 V
- Digital output voltage range, \( V_O \) .................................................. −0.5 V to 3.8 V
- Digital output current, \( I_O \) .................................................. −1 mA to 20 mA
- Storage temperature range, \( T_{stg} \) .................................................. −40°C to 85°C
- ESD tolerance, human body model .................................................. 2000 V

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to GND.

Recommended Operating Conditions

<table>
<thead>
<tr>
<th></th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage, V_DD</td>
<td>2.7</td>
<td>3</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>Operating free-air temperature, ( T_A ) (CS Package)</td>
<td>40</td>
<td>85</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Operating free-air temperature, ( T_A ) (FN Package)</td>
<td>30</td>
<td>70</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>SCL, SDA input low voltage, ( V_{IL} )</td>
<td>−0.5</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>SCL, SDA input high voltage, ( V_{IH} )</td>
<td>2.1</td>
<td>3.6</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>
## Electrical Characteristics, $T_A = 25^\circ C$ (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{DD}$</td>
<td>Supply current @ $V_{DD} = 3.6$ V</td>
<td>Power on (ADC inactive)</td>
<td>7.7</td>
<td>10</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Power on (ADC active)</td>
<td>8.7</td>
<td>11</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Power down</td>
<td>700</td>
<td>1000</td>
<td>$\mu$A</td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>INT, SDA output low voltage</td>
<td>3 mA sink current</td>
<td>0</td>
<td>0.4</td>
<td>V</td>
</tr>
<tr>
<td>$I_{LEAK}$</td>
<td>Input leakage current (SDA, SCL, SYNC)</td>
<td>$V_{IH} = V_{DD}$, $V_{IL} = GND$</td>
<td>$-5$</td>
<td>5</td>
<td>$\mu$A</td>
</tr>
</tbody>
</table>

## AC Electrical Characteristics, $V_{DD} = 3.3$ V, $T_A = 25^\circ C$ (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER†</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$f_{(SCL)}$</td>
<td>Clock frequency 400 kHz ($I^2$C)</td>
<td>0</td>
<td>400</td>
<td>kHz</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Clock frequency 100 kHz (SMBus)</td>
<td>10</td>
<td>100</td>
<td>kHz</td>
<td></td>
</tr>
<tr>
<td>$t_{(BUF)}$</td>
<td>Bus free time between start and stop condition</td>
<td>1.3</td>
<td>100</td>
<td>$\mu$s</td>
<td></td>
</tr>
<tr>
<td>$t_{(HDSTA)}$</td>
<td>Hold time after (repeated) start condition. After this period, the first clock is generated.</td>
<td>0.6</td>
<td>100</td>
<td>$\mu$s</td>
<td></td>
</tr>
<tr>
<td>$t_{(SUSTA)}$</td>
<td>Repeated start condition setup time</td>
<td>0.6</td>
<td>100</td>
<td>$\mu$s</td>
<td></td>
</tr>
<tr>
<td>$t_{(SUSTO)}$</td>
<td>Stop condition setup time</td>
<td>0.6</td>
<td>100</td>
<td>$\mu$s</td>
<td></td>
</tr>
<tr>
<td>$t_{(HDDAT)}$</td>
<td>Data hold time</td>
<td>0</td>
<td>0.9</td>
<td>$\mu$s</td>
<td></td>
</tr>
<tr>
<td>$t_{(SUO)}$</td>
<td>Data setup time</td>
<td>100</td>
<td>0.9</td>
<td>$\mu$s</td>
<td></td>
</tr>
<tr>
<td>$t_{(LOW)}$</td>
<td>SCL clock low period</td>
<td>1.3</td>
<td>0.9</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_{(HIGH)}$</td>
<td>SCL clock high period</td>
<td>0.6</td>
<td>0.9</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_{(TIMEOUT)}$</td>
<td>Detect clock/data low timeout (SMBus only)</td>
<td>25</td>
<td>35</td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>$t_F$</td>
<td>Clock/data fall time</td>
<td>300</td>
<td>0.9</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_R$</td>
<td>Clock/data rise time</td>
<td>300</td>
<td>0.9</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$C_i$</td>
<td>Input pin capacitance</td>
<td>50</td>
<td>10</td>
<td>$\mu$F</td>
<td></td>
</tr>
<tr>
<td>$t_{LOW ,(SYNC)}$</td>
<td>SYNC low period (see Figure 1)</td>
<td>50</td>
<td>10</td>
<td>$\mu$s</td>
<td></td>
</tr>
<tr>
<td>$t_{HIGH ,(SYNC)}$</td>
<td>SYNC high period (see Figure 1)</td>
<td>50</td>
<td>10</td>
<td>$\mu$s</td>
<td></td>
</tr>
<tr>
<td>$t_F ,(SYNC)$</td>
<td>SYNC fall time (see Figure 1)</td>
<td>50</td>
<td>10</td>
<td>$\mu$s</td>
<td></td>
</tr>
<tr>
<td>$t_R ,(SYNC)$</td>
<td>SYNC rise time (see Figure 1)</td>
<td>50</td>
<td>10</td>
<td>$\mu$s</td>
<td></td>
</tr>
</tbody>
</table>

† Specified by design and characterization; not production tested.

---

Figure 1. Timing Diagram for Sync
Optical Characteristics, \( V_{DD} = 3 \, V, \, T_A = 25^\circ C, \, \text{GAIN} = 64 \times \), Tint = 12ms (unless otherwise noted) (see Notes 1 and 2)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>Red Channel</th>
<th>Green Channel</th>
<th>Blue Channel</th>
<th>Clear Channel</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>MIN</td>
<td>TYP</td>
<td>MAX</td>
<td>MIN</td>
<td>TYP</td>
</tr>
<tr>
<td>Irradiance responsivity ( R_e ) (CS package)</td>
<td>( \lambda_p = 470 , \text{nm}, , \text{See Note 3} )</td>
<td>0%</td>
<td>15%</td>
<td>15%</td>
<td>15%</td>
<td>50%</td>
</tr>
<tr>
<td></td>
<td>( \lambda_p = 524 , \text{nm}, , \text{See Note 4} )</td>
<td>0%</td>
<td>15%</td>
<td>60%</td>
<td>90%</td>
<td>0%</td>
</tr>
<tr>
<td></td>
<td>( \lambda_p = 640 , \text{nm}, , \text{See Note 5} )</td>
<td>80%</td>
<td>110%</td>
<td>0%</td>
<td>15%</td>
<td>0%</td>
</tr>
<tr>
<td>Irradiance responsivity ( R_e ) (FN package)</td>
<td>( \lambda_p = 470 , \text{nm}, , \text{See Note 3} )</td>
<td>0%</td>
<td>15%</td>
<td>10%</td>
<td>50%</td>
<td>65%</td>
</tr>
<tr>
<td></td>
<td>( \lambda_p = 524 , \text{nm}, , \text{See Note 4} )</td>
<td>0%</td>
<td>15%</td>
<td>60%</td>
<td>90%</td>
<td>0%</td>
</tr>
<tr>
<td></td>
<td>( \lambda_p = 640 , \text{nm}, , \text{See Note 5} )</td>
<td>80%</td>
<td>110%</td>
<td>0%</td>
<td>15%</td>
<td>0%</td>
</tr>
</tbody>
</table>

NOTES: 1. The percentage shown represents the ratio of the respective red, green, or blue channel value to the clear channel value.
2. Optical measurements are made using small-angle incident radiation from a light-emitting diode (LED) optical source.
3. The 470 nm input irradiance is supplied by an InGaN light-emitting diode with the following characteristics:
   peak wavelength \( \lambda_p = 470 \, \text{nm}, \) spectral halfwidth \( \Delta \lambda \frac{1}{2} = 35 \, \text{nm}, \) and luminous efficacy = 75 lm/W.
4. The 524 nm input irradiance is supplied by an InGaN light-emitting diode with the following characteristics:
   peak wavelength \( \lambda_p = 524 \, \text{nm}, \) spectral halfwidth \( \Delta \lambda \frac{1}{2} = 47 \, \text{nm}, \) and luminous efficacy = 520 lm/W.
5. The 640 nm input irradiance is supplied by an AlInGaP light-emitting diode with the following characteristics:
   peak wavelength \( \lambda_p = 640 \, \text{nm}, \) spectral halfwidth \( \Delta \lambda \frac{1}{2} = 17 \, \text{nm}, \) and luminous efficacy = 155 lm/W.
6. Illuminance responsivity \( R_e \) is calculated from the irradiance responsivity \( R_e \) by using the LED luminous efficacy values stated in notes 3, 4, and 5 and using 1 lx = 1 lm/m².

Operating Characteristics, \( V_{DD} = 3 \, V, \, T_A = 25^\circ C, \) (unless otherwise noted) (see Notes 2, 3, and 4)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gain scaling, relative to 1\times gain setting</td>
<td>4\times</td>
<td>3.8</td>
<td>4</td>
<td>4.2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>16\times</td>
<td>15.2</td>
<td>16</td>
<td>16.8</td>
<td></td>
</tr>
<tr>
<td></td>
<td>64\times</td>
<td>60.8</td>
<td>64</td>
<td>67.2</td>
<td></td>
</tr>
<tr>
<td>Dark ADC count value</td>
<td>( E_e = 0, , 64\times ) gain setting, ( T_{int} = 400 , \text{ms} )</td>
<td>0</td>
<td>3</td>
<td>15</td>
<td>counts</td>
</tr>
<tr>
<td>Maximum digital count value</td>
<td>Prescale = 1, ( T_{int} = 400 , \text{ms} ) (Note 1)</td>
<td>65535</td>
<td></td>
<td></td>
<td>counts</td>
</tr>
<tr>
<td>( f_{osc} ) Oscillator frequency</td>
<td></td>
<td>4.2</td>
<td>4.4</td>
<td>4.6</td>
<td>MHz</td>
</tr>
<tr>
<td>Internal integration time tolerance</td>
<td></td>
<td>-5</td>
<td>5</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>Temperature coefficient of responsivity (SYNC mode)</td>
<td>( \lambda \leq 700 , \text{nm}, , -40^\circ C \leq T_A \leq 85^\circ C )</td>
<td>\pm 200</td>
<td>ppm/°C</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES: 1. At shorter integration times and/or higher Prescale settings, the device will reach saturation of the analog section before the digital count reaches the maximum 16-bit value. The worst-case (lowest) analog saturation value can be obtained using the formula: Analog saturation = \( (f_{osc}(\text{min}) \times T_{int}) \times \) Prescale, where \( f_{osc}(\text{min}) \) is the minimum oscillator frequency in Hz, and \( T_{int} \) is the actual integration time (internal, manually-timed, or sync-generated) in seconds.
2. Gain is controlled by the gain register (07h) described in the Register section.
3. Measurements taken when the Photodiode field value in the Photodiode Register (06h) is 00b and when the Prescaler field value in the Gain Register (07h) is 000b.
4. The full scale ADC count value is slew-rate limited for short integration times and is limited by the 16-bit counter for long integration times. The nominal transition between the two regions is \( T_{int} = 65535/5000 = 13.1 \, \text{ms}. \)
PARAMETER MEASUREMENT INFORMATION

Figure 2. Timing Diagrams

Figure 3. Example Timing Diagram for Send Byte Format

Figure 4. Example Timing Diagram for Receive Byte Format
**TYPICAL CHARACTERISTICS**

**SPECTRAL RESPONSIVIVITY**

**CS PACKAGE**

![Spectral Responsivity CS Package Graph](image1)

- Note: Spectral responsivity is normalized at 655 nm.

**FN PACKAGE**

![Spectral Responsivity FN Package Graph](image2)

- Note: Spectral responsivity is normalized at 850 nm.

**IDD OFF vs. FREE-AIR TEMPERATURE**

(Power Down)

![IDD Off Graph](image3)

- Note: When the device is powered on and the ADC is active, $I_{DD}$ is approximately 1 mA higher.

**IDD ON vs. FREE-AIR TEMPERATURE**

(Power On — ADC Inactive)

![IDD On Graph](image4)
TYPICAL CHARACTERISTICS

NORMALIZED INTEGRATION TIME vs. FREE-AIR TEMPERATURE

![Figure 9](image1)

NORMALIZED RESPONSIVITY vs. ANGULAR DISPLACEMENT — FN PACKAGE

![Figure 10](image2)

NORMALIZED RESPONSIVITY vs. ANGULAR DISPLACEMENT — CS PACKAGE

![Figure 11](image3)

![Figure 12](image4)
PRINCIPLES OF OPERATION

Analog-to-Digital Converter

The TCS3404/14 contains four integrating analog-to-digital converters (ADC) that integrate the currents from the four photodiodes (channel 1 through channel 4). Integration of all four channels occurs simultaneously, and upon completion of the conversion cycle the conversion results are transferred to the channel data registers, respectively. The transfers are double-buffered to ensure that invalid data is not read during the transfer. After the transfer, the device automatically begins the next integration cycle.

There are two ways to control the integration cycles: internally timed and externally timed. Internally-timed integration cycles can either be continuous back-to-back conversions or can be externally triggered as a single event using the SYNC pin. Externally-timed integrations can be controlled by setting and clearing a register bit (i.e. ADC_EN in Control Register) using the serial interface, or by 1 or more pulses input to the SYNC pin. Integration options are configured through the Timing Register (see the Timing Register section for more information).

Digital Interface

Interface and control of the TCS3404/14 is accomplished through a two-wire serial interface to a set of registers that provide access to device control functions and output data. The serial interface is compatible with System Management Bus (SMBus) versions 1.1 and 2.0, and I²C bus Fast-Mode.

The TCS3404/14 device supports a single slave address outlined in Table 1. Additional devices shown in the Available Options table on page 3 support additional I²C slave addresses for systems requiring more than one device.

### Table 1. Slave Address

<table>
<thead>
<tr>
<th>SLAVE ADDRESS</th>
<th>SMB ALERT ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0111001</td>
<td>0001100</td>
</tr>
</tbody>
</table>

NOTE: The slave and SMB Alert addresses are 7 bits. Please note the SMBus and I²C protocols on the following pages. A read/write bit should be appended to the slave address by the master device to communicate properly with the device.

Interrupt

Although the ADC channel data registers can be read at any time to obtain the most recent conversion value, in some applications, periodic polling of the device may not be desirable. For these types of applications, the device supports a variety of interrupt options allowing the user to configure the device to signal when a change in light intensity has occurred. High and low threshold registers allow a range of light levels to be defined, outside of which the device generates an interrupt. A persistence setting allows the user to specify a time duration that the measured value must remain outside of the defined range before generating an interrupt. The interrupt function can be assigned to any one of the four ADC color channels. See Interrupt Control Register for more information on configuring the interrupt functions.
SMBus and I²C Protocols

Each Send and Write protocol is, essentially, a series of bytes. A byte sent to the TCS3404/14 with the most significant bit (MSB) equal to 1 will be interpreted as a COMMAND byte. The lower four bits of the COMMAND byte form the register select address (see Table 1), which is used to select the destination for the subsequent byte(s) received. The TCS3404/14 responds to any Receive Byte requests with the contents of the register specified by the stored register select address.

The TCS3404/14 implements the following protocols of the SMB 2.0 specification:
- Send Byte Protocol
- Receive Byte Protocol
- Write Byte Protocol
- Write Word Protocol
- Read Word Protocol
- Block Write Protocol
- Block Read Protocol

The TCS3404/14 implements the following protocols of the I²C specification:
- I²C Write Protocol
- I²C Read (Combined Format) Protocol

When an SMBus Block Write or Block Read is initiated (see description of COMMAND Register), the byte following the COMMAND byte is ignored but is a requirement of the SMBus specification. This field contains the byte count (i.e. the number of bytes to be transferred). The TCS3404 (SMBus) device ignores this field and extracts this information by counting the actual number of bytes transferred before the Stop condition is detected.

When an I²C Write or I²C Read (Combined Format) is initiated, the byte count is also ignored but follows the SMBus protocol specification. Data bytes continue to be transferred from the TCS3414 (I²C) device to Master until a NACK is sent by the Master.

The data formats supported by the TCS3404 and TCS3414 devices are:
- Master transmitter transmits to slave receiver (SMBus and I²C):
  - The transfer direction in this case is not changed.
- Master reads slave immediately after the first byte (SMBus only):
  - At the moment of the first acknowledgment (provided by the slave receiver) the master transmitter becomes a master receiver and the slave receiver becomes a slave transmitter.
- Combined format (SMBus and I²C):
  - During a change of direction within a transfer, the master repeats both a START condition and the slave address but with the R/W bit reversed. In this case, the master receiver terminates the transfer by generating a NACK on the last byte of the transfer and a STOP condition.

For a complete description of SMBus protocols, please review the SMBus Specification at http://www.smbus.org/specs. For a complete description of the I²C protocol, please review the NXP I²C design specification at http://www.i2c−bus.org/references/.
<table>
<thead>
<tr>
<th>S</th>
<th>Slave Address</th>
<th>Wr</th>
<th>A</th>
<th>Data Byte</th>
<th>A</th>
<th>P</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
</tr>
</tbody>
</table>

A  Acknowledge  (this bit position may be 0 for an ACK or 1 for a NACK)
P  Stop Condition
Rd  Read  (bit value of 1)
S  Start Condition
Sr  Repeated Start Condition
Wr  Write  (bit value of 0)
X  Shown under a field indicates that that field is required to have a value of X

...  Continuation of protocol

- Master-to-Slave
- Slave-to-Master

**Figure 13. SMBus and I²C Packet Protocol Element Key**

<table>
<thead>
<tr>
<th>S</th>
<th>Slave Address</th>
<th>Wr</th>
<th>A</th>
<th>Data Byte</th>
<th>A</th>
<th>P</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Figure 14. SMBus Send Byte Protocol**

<table>
<thead>
<tr>
<th>S</th>
<th>Slave Address</th>
<th>Rd</th>
<th>A</th>
<th>Data Byte</th>
<th>A</th>
<th>P</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>

**Figure 15. SMBus Receive Byte Protocol**

<table>
<thead>
<tr>
<th>S</th>
<th>Slave Address</th>
<th>Wr</th>
<th>A</th>
<th>Command Code</th>
<th>A</th>
<th>Data Byte</th>
<th>A</th>
<th>P</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Figure 16. SMBus Write Byte Protocol**

<table>
<thead>
<tr>
<th>S</th>
<th>Slave Address</th>
<th>Wr</th>
<th>A</th>
<th>Command Code</th>
<th>A</th>
<th>S</th>
<th>Slave Address</th>
<th>Rd</th>
<th>A</th>
<th>Data Byte Low</th>
<th>A</th>
<th>P</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>

**Figure 17. SMBus Read Byte Protocol**
**Figure 18. SMBus Write Word Protocol**

```
1 7 1 1 8 1 8 1 1
S Slave Address Wr A Command Code A Data Byte Low A Data Byte High A P
```

**Figure 19. SMBus Read Word Protocol**

```
1 7 1 1 8 1 1 8 1
S Slave Address Wr A Command Code A S Slave Address Rd A Data Byte Low A ...
```

**Figure 20. SMBus Block Write or I^2^C Write Protocols**

NOTE: The I^2^C write protocol does not use the Byte Count packet, and the Master will continue sending Data Bytes until the Master initiates a Stop condition. See the Command Register on page 13 for additional information regarding the Block Read/Write protocol.

```
1 7 1 1 8 1 8 1 1
S Slave Address Wr A Command Code A Byte Count = N A Data Byte 1 A ...
```

**Figure 21. SMBus Block Read or I^2^C Read (Combined Format) Protocols**

NOTE: The I^2^C read protocol does not use the Byte Count packet, and the Master will continue receiving Data Bytes until the Master initiates a Stop Condition. See the Command Register on page 13 for additional information regarding the Block Read/Write protocol.

```
1 7 1 1 8 1 8 1 1
S Slave Address Wr A Command Code A Sr Slave Address Rd A Byte Count = N A ...
```

```
8 1 1
Data Byte 1 A ...
```

```
8 1 1
Data Byte N A P
```

```
8 1 1
Data Byte 2 A ...
```

```
8 1 1
Data Byte N A P
```

```
```
Register Set

The TCS3404/14 is controlled and monitored by 18 user registers and a command register accessed through the serial interface. These registers provide for a variety of control functions and can be read to determine results of the ADC conversions. The register set is summarized in Table 2.

Table 2. Register Set

<table>
<thead>
<tr>
<th>ADDRESS</th>
<th>REGISTER NAME</th>
<th>REGISTER FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>--</td>
<td>COMMAND</td>
<td>Specifies register address</td>
</tr>
<tr>
<td>00h</td>
<td>CONTROL</td>
<td>Control of basic functions</td>
</tr>
<tr>
<td>01h</td>
<td>TIMING</td>
<td>Integration time/gain control</td>
</tr>
<tr>
<td>02h</td>
<td>INTERRUPT</td>
<td>Interrupt control</td>
</tr>
<tr>
<td>03h</td>
<td>INT SOURCE</td>
<td>Interrupt source</td>
</tr>
<tr>
<td>04h</td>
<td>ID</td>
<td>Part number/ Rev ID</td>
</tr>
<tr>
<td>07h</td>
<td>GAIN</td>
<td>ADC gain control</td>
</tr>
<tr>
<td>08h</td>
<td>LOW_THRESH_LOW_BYTE</td>
<td>Low byte of low interrupt threshold</td>
</tr>
<tr>
<td>09h</td>
<td>LOW_THRESH_HIGH_BYTE</td>
<td>High byte of low interrupt threshold</td>
</tr>
<tr>
<td>0Ah</td>
<td>HIGH_THRESH_LOW_BYTE</td>
<td>Low byte of high interrupt threshold</td>
</tr>
<tr>
<td>0Bh</td>
<td>HIGH_THRESH_HIGH_BYTE</td>
<td>High byte of high interrupt threshold</td>
</tr>
<tr>
<td>0Fh</td>
<td>--</td>
<td>SMBus block read (10h through 17h)</td>
</tr>
<tr>
<td>10h</td>
<td>DATA1LOW</td>
<td>Low byte of ADC green channel</td>
</tr>
<tr>
<td>11h</td>
<td>DATA1HIGH</td>
<td>High byte of ADC green channel</td>
</tr>
<tr>
<td>12h</td>
<td>DATA2LOW</td>
<td>Low byte of ADC red channel</td>
</tr>
<tr>
<td>13h</td>
<td>DATA2HIGH</td>
<td>High byte of ADC red channel</td>
</tr>
<tr>
<td>14h</td>
<td>DATA3LOW</td>
<td>Low byte of ADC blue channel</td>
</tr>
<tr>
<td>15h</td>
<td>DATA3HIGH</td>
<td>High byte of ADC blue channel</td>
</tr>
<tr>
<td>16h</td>
<td>DATA4LOW</td>
<td>Low byte of ADC clear channel</td>
</tr>
<tr>
<td>17h</td>
<td>DATA4HIGH</td>
<td>High byte of ADC clear channel</td>
</tr>
</tbody>
</table>

The mechanics of accessing a specific register depends on the specific SMB protocol used. Refer to the section on SMBus protocols on the previous pages. In general, the COMMAND register is written first to specify the specific control/status register for following read/write operations.
**Command Register**

The command register specifies the address of the target register for subsequent read and write operations. This register contains eight bits as described in Table 3 and defaults to 00h at power on.

**Table 3. Command Register**

<table>
<thead>
<tr>
<th>ADDRESS</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TRANSACTION</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDRESS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>COMMAND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Reset Value: 0 0 0 0 0 0 0 0

<table>
<thead>
<tr>
<th>FIELD</th>
<th>BITS</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMD</td>
<td>7</td>
<td>Select command register. Must write as 1.</td>
</tr>
<tr>
<td>TRANSACTION</td>
<td>6:5</td>
<td>Transaction. Selects type of transaction to follow in subsequent data transfer.</td>
</tr>
<tr>
<td>TRANSACTION</td>
<td>6:5</td>
<td>FIELD VALUE</td>
</tr>
<tr>
<td>00</td>
<td>Byte protocol</td>
<td>SMB read/write byte protocol</td>
</tr>
<tr>
<td>01</td>
<td>Word protocol</td>
<td>SMB read/write word protocol</td>
</tr>
<tr>
<td>10</td>
<td>Block protocol</td>
<td>SMB read/write block protocol</td>
</tr>
<tr>
<td>11</td>
<td>Interrupt clear</td>
<td>Clear any pending interrupt and is a write-once-to-clear field</td>
</tr>
<tr>
<td>ADDRESS</td>
<td>4:0</td>
<td>Register Address. This field selects the specific control or status register for following write and read commands according to Table 2.</td>
</tr>
</tbody>
</table>

**NOTES:**

1. An I2C block transaction will continue until the Master sends a stop condition. See Figure 18 and Figure 19. Unlike the I2C protocol, the TCS3404/14 SMBus read/write protocol requires a Byte Count. All eight ADC Channel Data Registers (10h through 17h) can be read simultaneously in a single SMBus transaction. This is the only 64-bit data block supported by the TCS3404 SMBus protocol. The TRANSACTION field must be set to 10, and a read condition should be initiated with a COMMAND CODE of CFh. By using a COMMAND CODE of CFh during an SMBus Block Read Protocol, the TCS3404 device will automatically insert the appropriate Byte Count (Byte Count = 8) as illustrated in Figure 18. A write condition should not be used in conjunction with the 0Fh register.

2. Only the Send Byte Protocol should be used when clearing interrupts.
The CONTROL register contains two bits and is primarily used to power the TCS3404/14 device up and down as shown in Table 4.

### Table 4. Control Register

<table>
<thead>
<tr>
<th>FIELD</th>
<th>BIT</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resv</td>
<td>0–7</td>
<td>Reserved. Write as 0.</td>
</tr>
<tr>
<td>Resv</td>
<td>5</td>
<td>Reserved. Write as 0.</td>
</tr>
<tr>
<td>ADC_VALID</td>
<td>4</td>
<td>ADC valid. This read-only field indicates that the ADC channel has completed an integration cycle.</td>
</tr>
<tr>
<td>Resv</td>
<td>3–2</td>
<td>Reserved. Write as 0.</td>
</tr>
<tr>
<td>ADC_EN</td>
<td>1</td>
<td>ADC enable. This field enables the four ADC channels to begin integration. Writing a 1 activates the ADC channels, and writing a 0 disables the ADCs.</td>
</tr>
<tr>
<td>POWER</td>
<td>0</td>
<td>Power on. Writing a 1 powers on the device, and writing a 0 turns it off.</td>
</tr>
</tbody>
</table>

Reset Value: 0 0 0 0 0 0 0 0 0

### Notes:
1. Both ADC_EN and POWER must be asserted before the ADC channels will operate correctly.
2. INTEG_MODE and TIME/COUNTER fields in the Timing Register (01h) should be written before ADC_EN is asserted.
3. If a value of 03h is written, the value returned during a read cycle will be 03h. This feature can be used to verify that the device is communicating properly.
4. During writes and reads, the POWER bit is overridden and the oscillator is enabled, independent of the state of POWER.
Timing Register (01h)

The TIMING register controls the synchronization and integration time of the ADC channels. The Timing Register settings apply to all four ADC channels. The Timing Register defaults to 00h at power on.

Table 5. Timing Register

<table>
<thead>
<tr>
<th>FIELD</th>
<th>BITS</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resv</td>
<td>7</td>
<td>Reserved. Write as 0.</td>
</tr>
<tr>
<td>SYNC_EDGE</td>
<td>6</td>
<td>Sync pin edge. If SYNC_EDGE is low, the falling edge of the sync pin is used to stop an integration cycle when INTEG_MODE is 11. If SYNC_EDGE is high, the rising edge of the sync pin is used to stop an integration cycle when INTEG_MODE is 11. Selects preset integration time, manual integration (via serial bus), or external synchronization (SYNC IN) modes.</td>
</tr>
<tr>
<td>INTEG_MODE</td>
<td>5:4</td>
<td>Uses single, multipurpose bitmapped field to select one of three predefined integration times or set the number of SYNC IN pulses to count when the INTEG_MODE accumulate mode (11) is selected. <strong>NOTE:</strong> INTEG_MODE and TIME/COUNTER fields should be written before ADC_EN is asserted.</td>
</tr>
<tr>
<td>PARAM</td>
<td>3:0</td>
<td></td>
</tr>
</tbody>
</table>

**FIELD VALUE** | **MODE** | **NOMINAL INTEGRATION TIME** |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>00</td>
<td>12 ms</td>
</tr>
<tr>
<td>0001</td>
<td>0001</td>
<td>100 ms</td>
</tr>
<tr>
<td>0010</td>
<td>0010</td>
<td>400 ms</td>
</tr>
</tbody>
</table>

**FIELD VALUE** | **SYNC IN PULSE COUNT** |
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>1</td>
</tr>
<tr>
<td>0001</td>
<td>2</td>
</tr>
<tr>
<td>0010</td>
<td>4</td>
</tr>
<tr>
<td>0011</td>
<td>8</td>
</tr>
<tr>
<td>0100</td>
<td>16</td>
</tr>
<tr>
<td>0101</td>
<td>32</td>
</tr>
<tr>
<td>0110</td>
<td>64</td>
</tr>
<tr>
<td>0111</td>
<td>128</td>
</tr>
<tr>
<td>1000</td>
<td>256</td>
</tr>
</tbody>
</table>
Interrupt Control Register (02h)

The INTERRUPT register controls the extensive interrupt capabilities of the device. The open-drain interrupt pin is active low and requires a pullup resistor to VDD in order to pull high in the inactive state. Using the Interrupt Source Register (03h), the interrupt can be configured to trigger on any one of the four ADC channels. The TCS3404/14 permits both SMB-Alert style interrupts as well as traditional level style interrupts. The Interrupt Register provides control over when a meaningful interrupt will occur. The concept of a meaningful change can be defined by the user both in terms of light intensity and time, or persistence of that change in intensity. The value must cross the threshold (as configured in the Threshold Registers 08h through 0Bh) and persist for some period of time as outlined in the table below.

When a level Interrupt is selected, an interrupt is generated whenever the last conversion results in a value outside of the programmed threshold window. The interrupt is active-low and remains asserted until cleared by writing an 11 in the TRANSACTION field in the COMMAND register.

In SMB-Alert mode, the interrupt is similar to the traditional level style and the interrupt line is asserted low. To clear the interrupt, the host responds to the SMB-Alert by performing a modified Receive Byte operation, in which the Alert Response Address (ARA) is placed in the slave address field, and the TCS3404/14 that generated the interrupt responds by returning its own address in the seven most significant bits of the receive data byte. If more than one device connected on the bus has pulled the SMBAlert line low, the highest priority (lowest address) device will win control of the bus during the slave address transfer. If the device loses this arbitration, the interrupt will not be cleared. The Alert Response Address is 0Ch.

When INTR = 11, the interrupt is generated immediately following the SMBus write operation. Operation then behaves in an SMB-Alert mode, and the software set interrupt may be cleared by an SMB-Alert cycle.

### Table 6. Interrupt Control Register

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resv</td>
<td>7</td>
<td>Reserved. Write as 0.</td>
</tr>
<tr>
<td>INTR_STOP</td>
<td>6</td>
<td>Stop ADC integration on interrupt. When high, ADC integration will stop once an interrupt is asserted. To resume operation, (1) de-assert ADC_EN using CONTROL register, (2) clear interrupt using COMMAND register, and (3) re-assert ADC_EN using CONTROL register. <strong>Note:</strong> Use this bit to isolate a particular condition when the sensor is continuously integrating.</td>
</tr>
<tr>
<td>INTR</td>
<td>5:4</td>
<td>INTR Control Select. This field determines mode of interrupt logic according to the table below:</td>
</tr>
<tr>
<td></td>
<td>00</td>
<td>Interrupt output disabled.</td>
</tr>
<tr>
<td></td>
<td>01</td>
<td>Level Interrupt.</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>SMB-Alert compliant.</td>
</tr>
<tr>
<td></td>
<td>11</td>
<td>Sets an interrupt and functions as mode 10. <strong>Note:</strong> Value 11 may be used to test interrupt connectivity in a system or to assist in debugging interrupt service routine software. See Application Software section for further information.</td>
</tr>
<tr>
<td>Resv</td>
<td>3</td>
<td>Reserved. Write as 0.</td>
</tr>
<tr>
<td>PERSIST</td>
<td>2:0</td>
<td>Interrupt persistence. Controls rate of interrupts to the host processor:</td>
</tr>
<tr>
<td></td>
<td>000</td>
<td>Every</td>
</tr>
<tr>
<td></td>
<td>001</td>
<td>Single</td>
</tr>
<tr>
<td></td>
<td>010</td>
<td>0.1 sec</td>
</tr>
<tr>
<td></td>
<td>011</td>
<td>1 sec</td>
</tr>
</tbody>
</table>

**Note:** Value 11 may be used to test interrupt connectivity in a system or to assist in debugging interrupt service routine software. See Application Software section for further information.
Interrupt Source Register (03h)

The Interrupt Source register selects which ADC channel value to use to generate an interrupt. Only one of the four ADC channels can be selected.

Table 7. Interrupt Source Register

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th>INT SOURCE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resv</td>
<td>Resv</td>
<td>Resv</td>
<td>Resv</td>
<td>Resv</td>
<td>Resv</td>
<td>Resv</td>
<td>INT SOURCE</td>
<td></td>
</tr>
</tbody>
</table>

Reset Value: 0 0 0 0 0 0 0 0

### FIELD | BITS | DESCRIPTION
---|---|---
Resv | 7:2 | Reserved. Write as 0.

**INT SOURCE** 1:0

**FIELD VALUE**

<table>
<thead>
<tr>
<th>VALUE</th>
<th>INTERRUPT SOURCE</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Green channel</td>
</tr>
<tr>
<td>01</td>
<td>Red channel</td>
</tr>
<tr>
<td>10</td>
<td>Blue channel</td>
</tr>
<tr>
<td>11</td>
<td>Clear channel</td>
</tr>
</tbody>
</table>

**NOTE:** The INTERRUPT THRESHOLD Register (08h−0Bh) should be configured appropriately to correspond to the ADC channel value that generates an interrupt.

ID Register (04h)

The ID register provides the value for both the part number and silicon revision number for that part number. It is a read-only register, whose value never changes.

Table 8. ID Register

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
<th>ID</th>
</tr>
</thead>
<tbody>
<tr>
<td>PARTNO</td>
<td>REVNO</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Reset Value: -- -- -- -- -- -- -- --

### FIELD | BITS | DESCRIPTION
---|---|---
PARTNO | 7:4 | Part Number Identification: field value 0000 = TCS3404

field value 0001 = TCS3413, TCS3414, TCS3415, and TCS3416

REVNO | 3:0 | Revision number identification
The Gain register provides a common gain control adjustment for all four parallel ADC output channels. Two gain bits [5:4] in the Gain Register allow the relative gain to be adjusted from 1× to 64× in 4× increments. The advantage of the gain adjust is to extend the dynamic range of the light input up to a factor of 64× before analog or digital saturation occurs. If analog saturation has occurred, lowering the gain sensitivity will likely prevent analog saturation especially when the integration time is relatively short. For longer integration times, the 16-bit output could be in digital saturation (64K). If lowering the gain to 1× does not prevent digital saturation from occurring, the use of PRESCALER can be useful.

The PRESCALER is 3 bits [2:0] in the gain register that divides down the output count (i.e. shifts the LSB of the count value to the right). The PRESCALER adjustment range is divide by 1 to 64 in multiples of 2.

The most sensitive gain setting of the device would be when GAIN is set to 11b (64×), and PRESCALER is set to 000b (divide by 1). The least sensitive part setting would be GAIN 00 (1×) and PRESCALER 110 (divide by 64). If the part continues to be in digital saturation at the least sensitive setting, the integration time can be lowered (see Timing Register section).

### Table 9. Gain Register

<table>
<thead>
<tr>
<th>FIELD</th>
<th>BITS</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resv</td>
<td>7:6</td>
<td>Reserved. Write as 0.</td>
</tr>
<tr>
<td>GAIN</td>
<td>5:4</td>
<td>Analog Gain Control. This field switches the common analog gain of the four ADC channels. Four gain modes are provided:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FIELD VALUE</td>
</tr>
<tr>
<td></td>
<td>00</td>
<td>1×</td>
</tr>
<tr>
<td></td>
<td>01</td>
<td>4×</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>16×</td>
</tr>
<tr>
<td></td>
<td>11</td>
<td>64×</td>
</tr>
<tr>
<td>Resv</td>
<td>3</td>
<td>Reserved. Write as 0.</td>
</tr>
<tr>
<td>PRESCALER</td>
<td>2:0</td>
<td>Prescaler. This field controls a 6-bit digital prescaler and divider. The prescaler reduces the sensitivity of each ADC integrator as shown in the table below:</td>
</tr>
<tr>
<td></td>
<td>FIELD VALUE</td>
<td>PRESCALER MODE</td>
</tr>
<tr>
<td></td>
<td>000</td>
<td>Divide by 1.</td>
</tr>
<tr>
<td></td>
<td>001</td>
<td>Divide by 2.</td>
</tr>
<tr>
<td></td>
<td>010</td>
<td>Divide by 4.</td>
</tr>
<tr>
<td></td>
<td>011</td>
<td>Divide by 8.</td>
</tr>
<tr>
<td></td>
<td>100</td>
<td>Divide by 16.</td>
</tr>
<tr>
<td></td>
<td>101</td>
<td>Divide by 32.</td>
</tr>
<tr>
<td></td>
<td>110</td>
<td>Divide by 64.</td>
</tr>
<tr>
<td></td>
<td>111</td>
<td>Not used.</td>
</tr>
</tbody>
</table>

Gain Register (07h)

The Gain register provides a common gain control adjustment for all four parallel ADC output channels. Two gain bits [5:4] in the Gain Register allow the relative gain to be adjusted from 1× to 64× in 4× increments. The advantage of the gain adjust is to extend the dynamic range of the light input up to a factor of 64× before analog or digital saturation occurs. If analog saturation has occurred, lowering the gain sensitivity will likely prevent analog saturation especially when the integration time is relatively short. For longer integration times, the 16-bit output could be in digital saturation (64K). If lowering the gain to 1× does not prevent digital saturation from occurring, the use of PRESCALER can be useful.

The PRESCALER is 3 bits [2:0] in the gain register that divides down the output count (i.e. shifts the LSB of the count value to the right). The PRESCALER adjustment range is divide by 1 to 64 in multiples of 2.

The most sensitive gain setting of the device would be when GAIN is set to 11b (64×), and PRESCALER is set to 000b (divide by 1). The least sensitive part setting would be GAIN 00 (1×) and PRESCALER 110 (divide by 64). If the part continues to be in digital saturation at the least sensitive setting, the integration time can be lowered (see Timing Register section).

### Table 9. Gain Register

<table>
<thead>
<tr>
<th>FIELD</th>
<th>BITS</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resv</td>
<td>7:6</td>
<td>Reserved. Write as 0.</td>
</tr>
<tr>
<td>GAIN</td>
<td>5:4</td>
<td>Analog Gain Control. This field switches the common analog gain of the four ADC channels. Four gain modes are provided:</td>
</tr>
<tr>
<td></td>
<td>00</td>
<td>1×</td>
</tr>
<tr>
<td></td>
<td>01</td>
<td>4×</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>16×</td>
</tr>
<tr>
<td></td>
<td>11</td>
<td>64×</td>
</tr>
<tr>
<td>Resv</td>
<td>3</td>
<td>Reserved. Write as 0.</td>
</tr>
<tr>
<td>PRESCALER</td>
<td>2:0</td>
<td>Prescaler. This field controls a 6-bit digital prescaler and divider. The prescaler reduces the sensitivity of each ADC integrator as shown in the table below:</td>
</tr>
<tr>
<td></td>
<td>FIELD VALUE</td>
<td>PRESCALER MODE</td>
</tr>
<tr>
<td></td>
<td>000</td>
<td>Divide by 1.</td>
</tr>
<tr>
<td></td>
<td>001</td>
<td>Divide by 2.</td>
</tr>
<tr>
<td></td>
<td>010</td>
<td>Divide by 4.</td>
</tr>
<tr>
<td></td>
<td>011</td>
<td>Divide by 8.</td>
</tr>
<tr>
<td></td>
<td>100</td>
<td>Divide by 16.</td>
</tr>
<tr>
<td></td>
<td>101</td>
<td>Divide by 32.</td>
</tr>
<tr>
<td></td>
<td>110</td>
<td>Divide by 64.</td>
</tr>
<tr>
<td></td>
<td>111</td>
<td>Not used.</td>
</tr>
</tbody>
</table>
Interrupt Threshold Register (08h – 0Bh)

The interrupt threshold registers store the values to be used as the high and low trigger points for the comparison function for interrupt generation. The high and low bytes from each set of registers are combined to form a 16-bit threshold value. If the value generated by the Interrupt Source Register (03h) converges below or equal to the low threshold specified, an interrupt is asserted on the interrupt pin. If the value generated by Interrupt Source Register (03h) converges above the high threshold specified, an interrupt is asserted on the interrupt pin. Registers LOW_THRESH_LOW_BYTE and LOW_THRESH_HIGH_BYTE provide the low byte and high byte, respectively, of the lower interrupt threshold. Registers HIGH_THRESH_LOW_BYTE and HIGH_THRESH_HIGH_BYTE provide the low and high bytes, respectively, of the upper interrupt threshold. The interrupt threshold registers default to 00h on power up.

<table>
<thead>
<tr>
<th>REGISTER</th>
<th>ADDRESS</th>
<th>BITS</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOW_THRESH_LOW_BYTE</td>
<td>08h</td>
<td>7:0</td>
<td>ADC interrupt source lower byte of the low threshold.</td>
</tr>
<tr>
<td>LOW_THRESH_HIGH_BYTE</td>
<td>09h</td>
<td>7:0</td>
<td>ADC interrupt source upper byte of the low threshold.</td>
</tr>
<tr>
<td>HIGH_THRESH_LOW_BYTE</td>
<td>0Ah</td>
<td>7:0</td>
<td>ADC interrupt source lower byte of the high threshold.</td>
</tr>
<tr>
<td>HIGH_THRESH_HIGH_BYTE</td>
<td>0Bh</td>
<td>7:0</td>
<td>ADC interrupt source upper byte of the high threshold.</td>
</tr>
</tbody>
</table>

NOTES:
1. The Interrupt Source Register (03h) selects which ADC channel to generate an interrupt and should correspond to the threshold setting. Both registers should be configured appropriately when setting up an interrupt service routine.
2. Since two 8-bit values are combined for a single 16-bit value for each of the high and low interrupt thresholds, the SMBus Send Byte protocol should not be used to write to these registers. Any values transferred by the Send Byte protocol with the MSB set would be interpreted as the COMMAND field and stored as an address for subsequent read/write operations and not as the interrupt threshold information as desired. The Write Word protocol should be used to write byte-paired registers. For example, the LOW_THRESH_LOW_BYTE and LOW_THRESH_HIGH_BYTE registers (as well as the HIGH_THRESH_LOW_BYTE and HIGH_THRESH_HIGH_BYTE registers) can be written together to set the 16-bit ADC value in a single transaction.

ADC Channel Data Registers (10h – 17h)

The ADC channel data are expressed as 16-bit values spread across four registers. The channel low and high provide the lower and upper bytes respectively for each ADC channel data registers. Each DATALOW and DATAHIGH register is identified below as 1, 2, 3, or 4. All channel data registers are read-only and default to 00h on power up.

<table>
<thead>
<tr>
<th>REGISTER</th>
<th>ADDRESS</th>
<th>BITS</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>GREEN_LOW</td>
<td>10h</td>
<td>7:0</td>
<td>ADC channel 1 lower byte</td>
</tr>
<tr>
<td>GREEN_HIGH</td>
<td>11h</td>
<td>7:0</td>
<td>ADC channel 1 upper byte</td>
</tr>
<tr>
<td>RED_LOW</td>
<td>12h</td>
<td>7:0</td>
<td>ADC channel 2 lower byte</td>
</tr>
<tr>
<td>RED_HIGH</td>
<td>13h</td>
<td>7:0</td>
<td>ADC channel 2 upper byte</td>
</tr>
<tr>
<td>BLUE_LOW</td>
<td>14h</td>
<td>7:0</td>
<td>ADC channel 3 lower byte</td>
</tr>
<tr>
<td>BLUE_HIGH</td>
<td>15h</td>
<td>7:0</td>
<td>ADC channel 3 upper byte</td>
</tr>
<tr>
<td>CLEAR_LOW</td>
<td>16h</td>
<td>7:0</td>
<td>ADC channel 4 lower byte</td>
</tr>
<tr>
<td>CLEAR_HIGH</td>
<td>17h</td>
<td>7:0</td>
<td>ADC channel 4 upper byte</td>
</tr>
</tbody>
</table>

The upper byte data registers can only be read following a read to the corresponding lower byte register. When the lower byte register is read the upper eight bits are strobed into a shadow register, which is read by a subsequent read to the upper byte. The upper register will therefore read the correct value even if additional ADC integration cycles complete between the reading of the lower and upper registers.

NOTE: The SMBus Read Word protocol can be used to read byte-paired registers. For example, the DATA1LOW and DATA1HIGH registers (as well as the other three individual register pairs) may be read together to obtain the 16-bit ADC value in a single transaction.
APPLICATION INFORMATION: SOFTWARE

Basic Operation

After applying $V_{DD}$, the device will initially be in the power-down state. To operate the device, issue a command to access the control register followed by the data value 03h to the control register to set ADC_EN and POWER to power up the device. At this point, all four ADC channels will begin a conversion at the default integration time of 12 ms. After 12 ms, the conversion results will be available in ADC Channel Data Registers (10h through 17h). The following pseudo code illustrates a procedure for reading the TCS3404/14 device using Word and Byte transactions:

```
// Read ADC Channels Using Read Word Protocol - RECOMMENDED
Address = 0x39
Command = 0x80
PowerUp = 0x03 //Power Up and Enable ADC
//Wait for integration conversion

//Address the Ch1 lower data register and configure for Read Word
Command = 0xB0 //Set Command bit and Word transaction

//Reads two bytes from sequential registers 10h and 11h
//Results are returned in DataLow and DataHigh variables
ReadWord (Address, Command, DataLow, DataHigh)
Channel1 = 256 * DataHigh + DataLow

//Address the Ch2 lower data register and configure for Read Word
Command = 0xB2 //Set Command bit and Word transaction

//Reads two bytes from sequential registers 12h and 13h
//Results are returned in DataLow and DataHigh variables
ReadWord (Address, Command, DataLow, DataHigh)
Channel2 = 256 * DataHigh + DataLow //Shift DataHigh to upper byte

//Address the Ch3 lower data register and configure for Read Word
Command = 0xB4 //Set Command bit and Word transaction

//Reads two bytes from sequential registers 14h and 15h
//Results are returned in DataLow and DataHigh variables
ReadWord (Address, Command, DataLow, DataHigh)
Channel3 = 256 * DataHigh + DataLow

//Address the Ch4 lower data register and configure for Read Word
Command = 0xB8 //Set Command bit and Word transaction

//Reads two bytes from sequential registers 16h and 17h
//Results are returned in DataLow and DataHigh variables
ReadWord (Address, Command, DataLow, DataHigh)
Channel4 = 256 * DataHigh + DataLow //Shift DataHigh to upper byte
```
// Read ADC Channels Using Read Byte Protocol
Address = 0x39  // Slave addr - also 0x29 or 0x49
Command = 0x90  // Address the Ch1 lower data register
ReadByte (Address, Command, DataLow)  // Result returned in DataLow
Command = 0x91  // Address the Ch1 upper data register
ReadByte (Address, Command, DataHigh)  // Result returned in DataHigh
Channel1 = 256 * DataHigh + DataLow  // Shift DataHigh to upper byte
Command = 0x92  // Address the Ch2 lower data register
ReadByte (Address, Command, DataLow)  // Result returned in DataLow
Command = 0x93  // Address the Ch2 upper data register
ReadByte (Address, Command, DataHigh)  // Result returned in DataHigh
Channel2 = 256 * DataHigh + DataLow  // Shift DataHigh to upper byte
Command = 0x94  // Address the Ch3 lower data register
ReadByte (Address, Command, DataLow)  // Result returned in DataLow
Command = 0x95  // Address the Ch3 upper data register
ReadByte (Address, Command, DataHigh)  // Result returned in DataHigh
Channel3 = 256 * DataHigh + DataLow  // Shift DataHigh to upper byte
Command = 0x96  // Address the Ch4 lower data register
ReadByte (Address, Command, DataLow)  // Result returned in DataLow
Command = 0x97  // Address the Ch4 upper data register
ReadByte (Address, Command, DataHigh)  // Result returned in DataHigh
Channel4 = 256 * DataHigh + DataLow  // Shift DataHigh to upper byte
APPLICATION INFORMATION: SOFTWARE

Configuring the Timing Register

The command, timing, and control registers are initialized to default values on power up. Setting these registers to the desired values would be part of a normal initialization or setup procedure. In addition, to maximize the performance of the device under various conditions, the integration time and gain may be changed often during operation. The following pseudo code illustrates a procedure for setting up the timing register for various options.

```c
// Set up Timing Register
// Low Gain (1x), integration time of 12ms (default value)
Address = 0x39
Command = 0x81 //Timing Register
Data = 0x02
WriteByte(Address, Command, Data)

// Low Gain (1x), integration time of 101ms
Command = 0x81 //Timing Register
Data = 0x01
WriteByte(Address, Command, Data)

// Low Gain (1x), integration time of 12ms
Data = 0x00
WriteByte(Address, Command, Data)

// High Gain (16x), integration time of 101ms
Command = 0x81 //Timing Register
Data = 0x01
WriteByte(Address, Command, Data)
Command = 0x87 //Gain Control Register
Data = 0x20
WriteByte(Address, Command, Data)

// Read data registers (see Basic Operation example)

// Perform Manual Integration of 50 us
// Set up for manual integration
Command = 0x80
Data = 0x00 //Disable ADC_EN
WriteByte(Address, Command, Data)
Command = 0x81
Data = 0x10 //Set manual integration
WriteByte(Address, Command, Data)
Command = 0x80
Data = 0x03 //Enable ADC_EN and begin integration
WriteByte(Address, Command, Data)

// Integrate for 50ms
Sleep (50) //Wait for 50ms

// Stop integrating
Command 0x80
Data = 0x01 //Disable ADC_EN and stop integration
WriteByte(Address, Command, Data)

// Read data registers (see Basic Operation example)
```
APPLICATION INFORMATION: SOFTWARE

Synchronization

There are two basic modes of operation for controlling synchronization: (1) internally timed, and (2) externally timed. Internally-timed integration cycles can either be continuous back-to-back conversions or can be externally triggered as a single event using the SYNC pin. Externally-timed integrations can be controlled by setting and clearing the ADC Enable in the Control Register using the serial interface, or by one or more pulses input to the SYNC pin. Internally-timed integration cycle times are dependent on the PARAM field value and the internal clock frequency. Nominal integration times and respective scaling between integration times scale proportionally as shown in the PARAM field in Table 5. See Operating Characteristics Table notes for detailed information regarding how the scale values were obtained.

If a particular integration time period is required that is not listed in the PARAM Integration Time field value, then the manual timing control feature can be used to manually start and stop the integration time period by setting INTEG_MODE=01b. Manual integration is performed as follows:

1. Disable ADC_EN (= 0) before initiating a manual integration cycle
2. Clear and enable INTR before each cycle
3. Write 01b to INTEG_MODE field
4. Set ADC_EN (= 1) to start integration
5. Clear ADC_EN (= 0) to stop integration
6. Read channel data

Figure 22. Manual Integration (INTEG_MODE 01b)
APPLICATION INFORMATION: SOFTWARE

When the INTEG_MODE field value is set to 10b, an externally-controlled synchronization input (SYNC) is used to trigger the start of an integration period. The integration period starts on the rising edge of the SYNC pulse, triggers a single, internally-timed integration cycle, and continues until the Nominal Integration Time, as defined in the PARAM field, is completed.

NOTE: ADC_EN must be toggled (i.e. from high to low and back to high again) before next integration cycle

Figure 23. One-Shot Integration (INTEG_MODE 10b) Falling Edge

1. Enable ADC_EN (= 1)
2. Set PARAM for desired integration cycle (12ms, 100ms, or 400ms)
3. Set INTEG_MODE to 10b
4. Disable SYNC and clear INTR
5. Read channel data
APPLICATION INFORMATION: SOFTWARE

When the INTEG_MODE field value is set to 11b, the device integrates from the rising edge of the first pulse until the rising or falling edge of a subsequent pulse as specified by the SYNC_EDGE and PARAM field values. See example timing diagrams below. ADC_EN must be toggled (i.e. from high to low and back to high again) before the next integration cycle. With this device feature, the SYNC IN input pin can be used to synchronize the device with an external light source (e.g. LED).

NOTES:
1. Rising edge of second SYNC IN pulse required to terminate integration cycle
2. ADC_EN must be toggled (i.e. from high to low and back to high again) before next integration cycle

Figure 24. Integrate Over One Pulse (SYNC_EDGE 1b, INTEG_MODE 11b, PARAM 0b) Rising Edge

1. Enable ADC_EN (= 1)
2. Set SYNC EDGE to 1
3. Set PARAM for SYNC PULSE COUNT of 1
4. Set INTEG_MODE to 11b
5. Input two external SYNC pulses
6. Disable SYNC and read channels
APPLICATION INFORMATION: SOFTWARE

Figure 25. Integrate Over One Pulse (SYNC_EDGE 0b, INTEG_MODE 11b, PARAM 0b) Falling Edge

1. Enable ADC_EN (= 1)
2. Set SYNC EDGE to 0
3. Set PARAM for SYNC PULSE COUNT of 1
4. Set INTEG_MODE to 11b
5. Input external SYNC pulse
6. Disable SYNC and read channels

Figure 26. Integrate Over Two Pulses (SYNC_EDGE 1b, INTEG_MODE 11b, PARAM Xb) Rising Edge

1. Enable ADC_EN (= 1)
2. Set SYNC EDGE to 1
3. Set PARAM for desired SYNC PULSE COUNT
4. Set INTEG_MODE to 11b
5. Input N+1 external SYNC pulses
6. Disable SYNC and read channels
APPLICATION INFORMATION: SOFTWARE

NOTE: ADC_EN must be toggled (i.e. from high to low and back to high again) before next integration cycle

Figure 27. Integrate Over Two Pulses (SYNC_EDGE 0b, INTEG_MODE 11b, PARAM Xb) Falling Edge

1. Enable ADC_EN (= 1)
2. Set SYNC EDGE to 0
3. Set PARAM for desired SYNC PULSE COUNT
4. Set INTEG_MODE to 11b
5. Input N external SYNC pulse(s)
6. Disable SYNC and read channels
APPLICATION INFORMATION: SOFTWARE

A synchronization input (SYNC IN) is supported to precisely start/stop sensor integration and synchronize with the light source. The TIMING Register (01h) provides two synchronization modes of operation. The first mode of operation synchronizes the SYNC IN pin for one integration cycle as specified in the Timing Register (01h). When the rising edge of the signal is detected, the TCS3404/14 begins integration. The second mode accumulates a specified number of SYNC IN pulses (see Timing Register) in which the minimum pulse width is 50 μs. A pulse counter is used to count the rising and falling edges of the pulse(s) and precisely integrate the light level when the SYNC IN pulse is high.

The following pseudo code illustrates a procedure for reading the TCS3404/14 device using the synchronization feature:

```plaintext
// Synchronize one integration cycle
// See "Basic Operation" to power-on and start device
// See "Configuring the Timing Register" to setup environment
Address = 0x39 //Slave addr - also 0x29 or 0x49
Command = 0x81 //Set Command bit and address Timing Register
Data = 0x21 //Sync one 100ms integration period

//External SYNC IN pulse initiates 100ms integration
Sleep (100)

// See "Basic Operation" to read Data Registers using Byte or Word Protocol

// Synchronize N number of SYNC IN pulses
// See "Basic Operation" to power-on and start device
// See "Configuring the Timing Register" to setup environment
Address = 0x39 //Slave addr - also 0x29 or 0x49
Command = 0x81 //Set Command bit and address Timing Register
Data = 0x30 //Integrate one SYNC IN pulse

//External SYNC IN pulse synchronizes integration
// See "Basic Operation" to read Data Registers using Byte or Word Protocol
```
APPLICATION INFORMATION: SOFTWARE

Interrupts

The interrupt feature of the TCS3404/14 device simplifies and improves system efficiency by eliminating the need to poll the sensor for a light intensity value. Interrupt mode is determined by the INTR field in the Interrupt Control Register. The interrupt feature may be disabled by writing a field value of 00h to the Interrupt Control Register (02h) so that polling can be performed.

The versatility of the interrupt feature provides many options for interrupt configuration and usage. The primary purpose of the interrupt function is to signal a meaningful change in light intensity. However, it also be used as an end-of-conversion signal. The concept of a meaningful change can be defined by the user both in terms of light intensity and time, or persistence, of that change in intensity. The TCS3404/14 device implements two 16-bit-wide interrupt threshold registers that allow the user to define thresholds above and below a desired light level. An interrupt will then be generated when the value of a conversion exceeds either of these limits. For simplicity of programming, the threshold comparison uses the Interrupt Source Register (03h) to select which ADC channel (1 through 4) to generate the interrupt. This simplifies calculation of thresholds that are based on a percent of the current light level. For example, it is adequate to use only one channel (e.g. green channel) when calculating light intensity differences since, for a given light source, channel values are linearly proportional to each other and thus each value scales linearly with light intensity.

To further control when an interrupt occurs, the TCS3404/14 device provides an interrupt persistence feature. This feature allows the user to specify the length in time of the number of consecutive ADC channel values for which a light intensity exceeding either interrupt threshold must persist before actually generating an interrupt. This can be used to prevent transient changes in light intensity from generating an unwanted interrupt. See Table 6 regarding the number of timer values provided.

Two different interrupt styles are available: Level and SMBus Alert. The difference between these two interrupt styles is how they are cleared. Both result in the interrupt line going active low and remaining low until the interrupt is cleared. A level style interrupt is cleared by setting the Interrupt Clear field in the COMMAND register to 11b. The SMBus Alert style interrupt is cleared by an Alert Response as described in the Interrupt Control Register section and SMBus specification.

To configure the interrupt as an end-of-conversion signal so that every ADC integration cycle generates an interrupt, the interrupt PERSIST field in the Interrupt Control Register (02h) is set to 000b. Either Level or SMBus Alert style can be used. An interrupt will be generated upon completion of each conversion. The interrupt threshold registers are ignored. The following example illustrates the configuration of a level interrupt:

```c
// Set up end-of-conversion interrupt, Level style
Address = 0x39 //Slave address - alternatively 0x29 or 0x49
Command = 0x83 //Interrupt Source Register
Data = 0x01 //Select Channel 2
WriteByte(Address, Command, Data)

Command = 0x82 //Address Interrupt Register
Data = 0x10 //Level style, every ADC cycle
WriteByte(Address, Command, Data)
```
APPLICATION INFORMATION: SOFTWARE

The following example pseudo code illustrates the configuration of an SMB-Alert style interrupt when the light intensity changes 20% from the current value, and persists for 2.5 seconds:

```c
//Assume Interrupt Source as Channel 1
//Read current light level
Address = 0x39 //Slave address - alternatively 0x29 or 0x49
Command = 0xB0 //Set Command bit and SMBus Word read
ReadWord (Address, Command, DataLow, DataHigh)
Channel1 = (256 * DataHigh) + DataLow
//Calculate upper and lower thresholds
T_Upper = Channel1 + (0.2 * Channel1)
T_Lower = Channel1 - (0.2 * Channel1)
//Write the lower threshold register
Command = 0xA8 //Address lower threshold register, set Word Bit
WriteWord (Address, Command, T_Lower.LoByte, T_Lower.HiByte)
//Write the upper threshold register
Command = 0xAA //Address upper threshold register, set Word bit
WriteWord (Address, Command, T_Upper.LoByte, T_Upper.HiByte)
//Enable interrupt
Command = 0x82 //Address interrupt register
Data = 0x24 //SMBAlert style, Persist 2.5 seconds
WriteByte(Address, Command, Data)
```

In order to generate an interrupt on demand during system test or debug, a test mode (INTR = 11) can be used. The following example illustrates how to generate an interrupt on demand:

```c
// Generate an interrupt
Address = 0x39 //Slave address alternately 0x29 or 0x49
Command = 0x82 //Address Interrupt Control Register
Data = 0x30 //Test interrupt
WriteByte(Address, Command, Data)
```

//Interrupt line should now be low
APPLICATION INFORMATION: HARDWARE

Power Supply Decoupling and Application Hardware Circuit

The power supply lines must be decoupled with a 0.1 \( \mu \text{F} \) capacitor placed as close to the device package as possible (Figure 28). The bypass capacitor should have low effective series resistance (ESR) and low effective series inductance (ESI), such as the common ceramic types, which provide a low impedance path to ground at high frequencies to handle transient currents caused by internal logic switching.

![Figure 28. Bus Pull-Up Resistors](image)

Pull-up resistors (Rp) maintain the SDA and SCL lines at a high level when the bus is free and ensure the signals are pulled up from a low to a high level within the required rise time. For a complete description of I2C maximum and minimum Rp values, please review the NXP I2C design specification at http://www.i2c−bus.org/references/.

A pull-up resistor (RPI) is also required for the interrupt (INT), which functions as a wired-AND signal in a similar fashion to the SCL and SDA lines. A typical impedance value between 10 k\( \Omega \) and 100 k\( \Omega \) can be used. Please note that while the figure above shows INT being pulled up to \( V_{DD} \), the interrupt can optionally be pulled up to \( V_{BUS} \).
APPLICATION INFORMATION: HARDWARE

PCB Pad Layout for CS Package

Suggested PCB pad layout guidelines for the CS package are shown in Figure 29.

![Figure 29. Suggested CS Package PCB Layout](image)

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.

PCB Pad Layout for FN Package

Suggested PCB pad layout guidelines for the Dual Flat No-Lead (FN) surface mount package are shown in Figure 30.

![Figure 30. Suggested FN Package PCB Layout](image)

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
MECHANICAL DATA

PACKAGE CS

TOP VIEW

END VIEW

BOTTOM VIEW

NOTES:
A. All linear dimensions are in micrometers. Dimension tolerance is ±25 μm unless otherwise noted.
B. Solder bumps are formed of Sn (96.5%), Ag (3%), and Cu (0.5%).
C. The layer above the photodiode is glass and epoxy with an index of refraction of 1.53.
D. This drawing is subject to change without notice.

Figure 31. Package CS — Six-Lead Chipscale Packaging Configuration
MECHANICAL DATA

PACKAGE FN

TOP VIEW

PIN 1

1565 ± 10

3000 ± 100

350 ± 10

PHOTODIODE ARRAY

END VIEW

650 ± 50

295 Nominal

BOTTOM VIEW

128 Nominal

PHOTODIODE ARRAY

PIN 1

950 ± 150

SIDE VIEW

203 ± 8

950 ± 50

PIN OUT

TOP VIEW

SCL 1

SYNC 2

SDA 3

5 Vdd

4 INT

6 GND

Dual Flat No-Lead

NOTES:
A. All linear dimensions are in micrometers. Dimension tolerance is ± 20 μm unless otherwise noted.
B. The die is centered within the package within a tolerance of ± 3 mils.
C. Package top surface is molded with an electrically nonconductive clear plastic compound having an index of refraction of 1.55.
D. Contact finish is copper alloy A194 with pre-plated NiPdAu lead finish.
E. This package contains no lead (Pb).
F. This drawing is subject to change without notice.

Figure 32. Package FN — Dual Flat No-Lead Packaging Configuration
MECHANICAL DATA

TOP VIEW

![Diagram of package CS carrier tape]

DETAIL A

5° Max

2.12 ± 0.05

Ao

2.00 ± 0.05

DETAIL B

5° Max

1.02 ± 0.05

Ko

2.30 ± 0.05

Bo

NOTES:
A. All linear dimensions are in millimeters. Dimension tolerance is ± 0.10 mm unless otherwise noted.
B. The dimensions on this drawing are for illustrative purposes only. Dimensions of an actual carrier may vary slightly.
C. Symbols on drawing Ao, Bo, and Ko are defined in ANSI EIA Standard 481–B 2001.
D. Each reel is 178 millimeters in diameter and contains 3500 parts.
E. TAOS packaging tape and reel conform to the requirements of EIA Standard 481–B.
F. In accordance with EIA standard, device pin 1 is located next to the sprocket holes in the tape.
G. This drawing is subject to change without notice.

Figure 33. Package CS Carrier Tape
MECHANICAL DATA

TOP VIEW

DETAIL A

DETAIL B

NOTES: H. All linear dimensions are in millimeters. Dimension tolerance is ± 0.10 mm unless otherwise noted.
I. The dimensions on this drawing are for illustrative purposes only. Dimensions of an actual carrier may vary slightly.
K. Each reel is 178 millimeters in diameter and contains 3500 parts.
L. TAOS packaging tape and reel conform to the requirements of EIA Standard 481–B.
M. In accordance with EIA standard, device pin 1 is located next to the sprocket holes in the tape
N. This drawing is subject to change without notice.

Figure 34. Package FN Carrier Tape
MANUFACTURING INFORMATION

The CS and FN packages have been tested and has demonstrated an ability to be reflow soldered to a PCB substrate.

The solder reflow profile describes the expected maximum heat exposure of components during the solder reflow process of product on a PCB. Temperature is measured on top of component. The components should be limited to a maximum of three passes through this solder reflow profile.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>REFERENCE</th>
<th>TCS3404/14</th>
</tr>
</thead>
<tbody>
<tr>
<td>Average temperature gradient in</td>
<td>tsoak</td>
<td>2.5 °C/sec</td>
</tr>
<tr>
<td>preheating</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Soak time</td>
<td>t1</td>
<td>Max 60 sec</td>
</tr>
<tr>
<td>Time above 217°C (T1)</td>
<td>t2</td>
<td>Max 50 sec</td>
</tr>
<tr>
<td>Time above 230°C (T2)</td>
<td>t3</td>
<td>Max 10 sec</td>
</tr>
<tr>
<td>Time above Tpeak −10°C (T3)</td>
<td>Tpeak</td>
<td>260°C (−0°C/+5°C)</td>
</tr>
<tr>
<td>Peak temperature in reflow</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Temperature gradient in cooling</td>
<td></td>
<td>Max −5°C/sec</td>
</tr>
</tbody>
</table>

Figure 35. Solder Reflow Profile Graph
MANUFACTURING INFORMATION

Moisture Sensitivity

Optical characteristics of the device can be adversely affected during the soldering process by the release and vaporization of moisture that has been previously absorbed into the package molding compound. To ensure the package molding compound contains the smallest amount of absorbed moisture possible, each device is dry-baked prior to being packed for shipping. Devices are packed in a sealed aluminized envelope with silica gel to protect them from ambient moisture during shipping, handling, and storage before use.

CS Package

The CS package has been assigned a moisture sensitivity level of MSL 2 and the devices should be stored under the following conditions:

- Temperature Range: 5°C to 50°C
- Relative Humidity: 60% maximum
- Floor Life: 1 year out of bag at ambient < 30°C / 60% RH

Rebaking will be required if the aluminized envelope has been open for more than 1 year. If rebaking is required, it should be done at 50°C for 12 hours.

FN Package

The FN package has been assigned a moisture sensitivity level of MSL 3 and the devices should be stored under the following conditions:

- Temperature Range: 5°C to 50°C
- Relative Humidity: 60% maximum
- Total Time: 12 months from the date code on the aluminized envelope — if unopened
- Opened Time: 168 hours or fewer

Rebaking will be required if the devices have been stored unopened for more than 12 months or if the aluminized envelope has been open for more than 168 hours. If rebaking is required, it should be done at 50°C for 12 hours.
PRODUCTION DATA — information in this document is current at publication date. Products conform to specifications in accordance with the terms of Texas Advanced Optoelectronic Solutions, Inc. standard warranty. Production processing does not necessarily include testing of all parameters.

**LEAD-FREE (Pb-FREE) and GREEN STATEMENT**

**Pb-Free (RoHS)** TAOS’ terms Lead-Free or Pb-Free mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TAOS Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br)** TAOS defines Green to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

**Important Information and Disclaimer** The information provided in this statement represents TAOS’ knowledge and belief as of the date that it is provided. TAOS bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TAOS has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TAOS and TAOS suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

**NOTICE**

Texas Advanced Optoelectronic Solutions, Inc. (TAOS) reserves the right to make changes to the products contained in this document to improve performance or for any other purpose, or to discontinue them without notice. Customers are advised to contact TAOS to obtain the latest product information before placing orders or designing TAOS products into systems.

TAOS assumes no responsibility for the use of any products or circuits described in this document or customer product design, conveys no license, either expressed or implied, under any patent or other right, and makes no representation that the circuits are free of patent infringement. TAOS further makes no claim as to the suitability of its products for any particular purpose, nor does TAOS assume any liability arising out of the use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS, INC. PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN CRITICAL APPLICATIONS IN WHICH THE FAILURE OR MALFUNCTION OF THE TAOS PRODUCT MAY RESULT IN PERSONAL INJURY OR DEATH. USE OF TAOS PRODUCTS IN LIFE SUPPORT SYSTEMS IS EXPRESSLY UNAUTHORIZED AND ANY SUCH USE BY A CUSTOMER IS COMPLETELY AT THE CUSTOMER’S RISK.

LUMENOLOGY, TAOS, the TAOS logo, and Texas Advanced Optoelectronic Solutions are registered trademarks of Texas Advanced Optoelectronic Solutions Incorporated.